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Abstract 
Bidirectional inverters are widely applied in photovoltaic and wind systems that require battery power 
backup. They are advantageous over unidirectional inverters because of their ability to convert DC power 
into AC power and then AC power back into DC power to recharge for storage purposes. Generally, bidi-
rectional inverters are designed to have multiple power stages and/or make use of transformers for iso-
lation and voltage/current gain. This usually increases the cost of production and oftentimes reduces the 
efficiency of the system. At the same time, attempts at eliminating usage of transformers and reduction 
in the number of power stages limits the range of bidirectional inverters’ capabilities. This is because 
battery applications today require low voltage DC-AC inverters with AC-DC power flow capability to store 
energy for later use. As such, only buck-boost based topologies are majorly being proposed and used for 
this functionality. The buck boost converter is the most widely used in such applications because of its 
higher efficiency, low component count and simple structure. It has drawbacks, however, such as: pulsat-
ing input and output currents – this leads to lower high electromagnetic interference; lower power factor 
during AC-DC power flow rectification when the batteries are being recharged; and external filter is also 
required during this power flow to keep the charging voltage constant.  
 
This research proposes a bidirectional inverter that attempts to overcome the drawbacks of the widely 
used buck-boost converter-based topology. The bidirectional inverter proposed in this work is based on 
a bidirectional Ćuk converter. The Ćuk converter has both continuous input and output currents. A gal-
vanic isolation option on a Ćuk converter is simpler than a buck boost converter – this is important for 
grid tied systems. The inverter is based on a pseudo DC-link architecture – it uses a front end Ćuk con-
verter cascaded with an unfolding bridge to convert DC power into AC power. The switches in the con-
verter stage are switched at high frequency, while the switches in the unfolding stage are switched slower 
at the grid frequency. This configuration is desirable over the two-stage topologies because the switching 
losses in the unfolding bridge are lower because of this low switching frequency used. This configuration 
also ensures good switch utilization at the unfolding stage by lowering the parasitic effects on the power 
transfer. The proposed inverter has 4 modes of operation: during modes I and II the power is positive, 
and it converts DC power into AC power; during modes III and IV the power is negative, and it converts 
AC power back into DC power. The inverter is designed such that during DC-AC power flow, the input and 
output inductor currents and coupling capacitor voltage are continuous for improved efficiency. During 
the AC-DC power flow, the coupling capacitor voltage is discontinuous to achieve a higher input power 
factor by improving the AC line current, thereby simultaneously increasing the efficiency. The inverter 
was analysed in terms of: the dead time inserted into the switches to avoid shoot through and short-
circuiting switches; the parasitic effects on the power transfer ratio. Because the Cúk inverter is a high 
order system, several robust control strategies, such as sliding mode and current control have been pro-
posed. These control methods require complex theory and present practical challenges to be reviewed. 
As such a new nested loop control strategy was proposed based on the dynamics of the coupling capacitor 
as the primary energy storage in the Cúk inverter. The control strategy uses 2 loops: an inner current 
loop and an outer voltage loop. Lead compensators were designed for both the current and voltage loops 
to achieve good dynamic response at a high bandwidth.  
 
Both simulated and experimental results showed that the bidirectional inverter was able to meet the 
design specifications. The control strategy showed good dynamic response and disturbance rejection un-
der several inverter variations. Although the efficiency during simulations was above 96%, the experi-
mental efficiency dropped significantly because the inverter was built on a Vero board for easy manipu-
lation. The AC input power factor was > 0.95 for both simulated and experimental results.  
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1. Introduction 
1.1 Background to the research 
In grid-tied residential systems, a solar panel – which provides DC power – can be directly connected to 
the grid through a DC-AC power converter and provide energy to residential AC loads and reduce the 
monthly electricity bill. When the grid-goes offline, however, it is required that the entire system goes 
offline. Solar energy also isn’t always available in times such as long winters with little to no sunlight. It 
therefore is essential to store the energy when it’s available and not needed – to be used later when the 
grid is offline or during winter periods of little sunlight – this is where storage devices are needed. Grid-
tied systems then have a storage solution where the solar panel is connected to a storage device and the 
grid. Batteries are among the storage devices used to store this renewable energy. Since batteries also 
provide DC power, like PV panels, a power conditioning system (PCS) inverter is used to convert the DC 
power into AC power. These batteries can be recharged by the grid, through the inverter during night 
times. Therefore, the inverter requires bidirectional capability to charge the battery bank. Most efficient 
bidirectional inverters used today are based on two-stage architecture, which involves using a bulky DC-
link capacitor. The control strategies used in these inverters are incapable of fully compensating for bat-
tery and grid complex disturbance and variations.  
1.2 Objectives of this research 
1.2.1 Purpose of the research 
The purpose of this research is to analyse and design an efficient 220𝑉 grid tied, bidirectional inverter  
and its control strategy for a low voltage, 60𝑉 battery powered, 1𝑘𝑊 residential PV system with storage.  
1.2.2 Problems to be investigated 
The problems to investigated include: several battery charging and discharge characteristics to select the 
most appropriate battery; several PCS architectures to select the most appropriate architecture and 
front-end converter; the bi-directional PĆS’s abilities to step up low voltage and reverse power; the dy-
namics of the bidirectional PCS, to develop a control strategy that allows DC-AC and then AC-DC power 
flow transition under complex battery or grid disturbance and variations.  
1.3 Scope and Limitations 
This research is focussed on the design and experimental verification of a newly proposed bidirectional 
inverter topology for battery storage systems. The developed system is limited to a single-phase system 
and may require further modifications before it can be implemented in a three-phase system.   
1.4 Plan of development  
Chapter 1 is the introduction. Chapter 2 reviews the literature in battery connected systems. Chapter 3 
presents a thorough analysis of the inverter being designed, by presenting topology and analysing the 
modes of operation and power transfer; the effects of switching dead time and parasitic effects; the per-
formance assessment; the efficiency and finally, the dynamics of the inverter. Chapter 4 then presents the 
design of the inverter by starting with the battery selection, sizing of the components, switch selection 
and design of the lead compensators. Chapter 5 details the simulated results of both the DC-AC and AC-
DC power flows of the bi-directional inverter. Chapter 6 shows and discusses the experimental results. 
Further discussion is provided in chapter 7 by summarizing the key findings across the simulated and 
experimental results in relation the theory. Chapter 8 draws conclusions based on the discussions and 
chapter 9 makes recommendations based on the conclusions that were drawn.
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2. Literature Review 
This section details the literature review for the proposed topology design. It starts off with a broad over-
view of residential LV grid-tied systems and their power requirements. It then reviews the various stor-
age options for residential applications. It then reviews the various power conditioning systems (PCS) 
and compares them for the best architecture. Lastly, control techniques for the PCS were reviewed. All 
the figures and tables were redrawn from their original sources for coherence.  
 
2.1 Residential low voltage grid-tied systems 
 
Most grid-tied residential systems make use of solar and or wind energy to reduce the monthly spending 
bill by using solar panels to supplement the energy provided by the grid. The cost reduction can be as 
much as 60 − 80% depending on the size of the residence and type of solar system installed [1]. During 
times when solar energy is mostly available, the residential loads are supplied by the solar panel and 
during the night, the grid is used to provide the energy. These systems either have storage or no storage 
options.  
 
2.1.1 Grid-tied systems with no storage option 
 
These systems are directly connected to the grid. The DC power provided by the solar panels is connected 
directly to a power conditioning system (PCS) which is then connected to the grid. This set up as shown 
in Figure 2-1.  
 
 
Figure 2-1 Grid-tied residential system with no storage option  
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The solar panel is directly converted into AC power from a PCS. The PCS steps up and converts the DC 
output voltage into AC voltage to match the grid and residential load standards [2].  When the solar en-
ergy is unavailable at night or during winter periods, of little to no sunlight, the grid provides the required 
energy. This configuration has the advantage of being cheap since no storage option is used. The major 
issue with this system is that it doesn’t reduce the monthly bill by a large factor since, during peak times 
at night, there is no solar and the grid provides power; and when the grid goes offline, it is a requirement 
that the entire solar system also be taken offline because if it isn’t taken offline, the power generated by 
the panels can cause shock to any personnel that may be repairing any damage along the grid. During this 
time, the residence will be without power.  
 
2.1.2 Grid-tied systems with storage 
 
To solve the issues of the directly connected grid-tied PV systems discussed in the previous section, stor-
age options are included within the system as shown in Figure 2-2. The PV is connected to the storage 
device first and then the storage device is connected to the PCS.  
 
 
Figure 2-2 Grid-tied system with storage option 
 
The solar panels are connected directly to a charge controller. The charge controller can either be MPPT 
or PWM. These are used to ensure that the storage device is charged efficiently such that, when the PV 
panels do not generate enough power for the load requirements, the storage device can provide the extra 
power needed [2]. The battery storage system is connected to a critical loads panels and not the main 
panel because the power provided by the storage backup is lower than the power provided by the grid. 
When the grid goes offline, the energy stored in the storage element can be sued to power the critical 
loads within the resident.   
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2.1.3 Low voltage residential load power and grid quality requirements  
 
The power and its quality required by residential loads in a grid tied system was reviewed.  
 
i. Power requirements 
 
PV systems with battery backup are only used to power the critical loads within a residence. The critical 
loads within a residence are typically lights, TV’s, cell phone or laptop chargers and fans. These loads 
need to be powered only for limited time through the battery backup system. Powering 5 incandescent 
light bulbs, a TV and charging 1 phone will consume about 800W for 3 hours – during load shedding 
instances, which typically last for approximately 2 and a half hours. A 1kW PV system with battery backup 
would be enough for this – but larger residences may require about 5kW during these times. A 1kW sys-
tem with battery backup costs between R70,000 and R90,000 depending on the installation company and 
solar cells used. A 5kW system costs between R400,000 and R450,000. Not many residents can afford 
5kW systems or above, especially since typical residences have basic critical loads – hence, a 1kW system 
is a popular choice for average residents and will be the focus of the thesis. For a  PV system with a 1kW 
max power, 60V storage backup system, the number of PV cells connected in series needed to ensure that 
the battery pack is fully charged is 216 – which is six 12V PV panels connected in series and will have an 
open circuit voltage of 108V [3]. When this PV array is connected to a load the open circuit voltage will 
drop to about 72V – this will be enough to charge a 60V storage backup system. Typical 1kW inverters 
are rated between 12V to 60V and are usually priced R2,000 and R7,000 making them affordable for most 
residents interested in renewable cost saving alternatives. Table 2-1 shows the typical power require-
ments for an EN 501060 [4] Standard grid-tied PV system with a storage option.   
 
Table 2-1 Typical 1kW PV grid-tied system power requirements 
Identification PV Panel [3] Battery [5] Inverter [6] Grid [4] 
No. of Units Six 12𝑉 Panels 1 1  
Rating 1200𝑊 1000𝑊 1000𝑊  
Voltage 72𝑉 𝑛𝑜𝑚𝑖𝑛𝑎𝑙  60𝑉 60𝑉 220𝑉 
Frequency   50𝐻𝑧 50𝐻𝑧 
Power Factor   0.8 0.8 
Manufacturer  𝐴𝐵𝐶 𝑋𝑌𝑍 𝐷𝐸𝐹  
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The inverter is the PCS and the battery is the storage element. Specifications for standalone inverters are 
based on grid-standards because residential appliances were made to fitted to the grid.  
 
ii. Power quality requirements 
 
The power quality expected from the inverter to be designed was also reviewed.  
 
Table 2-2 Grid standard steady state voltage characteristics [4] 
 
 
Table 2-2 shows the quality of the voltage at the output as per the EN 501060. The inverter to be designed 
will use these power quality requirements as a standard.  
The harmonic standard for residential loads is far more complex and is defined for different classes of 
loads in the EN 61000-3-2 standard [7] namely, class A, B, C and D.  
 
Table 2-3 Harmonic standard for Class A residential loads [7] 
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The quality standard for class A equipment as shown in Table 2-3 defines loads such as, audio equipment 
and light dimmers. For class B equipment, which includes portable tool and arc welding equipment, the 
class A standard is multiplied by a 1.5 factor [7].   
 
Table 2-4 Harmonic standard for Class C residential loads [7] 
 
 
Table 2-4 defines the standard for class C loads which include lighting equipment. For class C loads with 
a real power rating of greater than 25W, Table 2-4 is used. But for class C loads with power ratings of less 
than 25W, the 3rd harmonic current must be less than 86%; 5th less than 61% of the fundamental current 
[7].   
 
Table 2-5 Harmonic standard for Class D residential loads [7] 
 
 
Table 2-5 defines the standard for class D loads which include, personal computers, radios and monitors 
with input power of less than 600W [7]. Considering a class D residential load such as a drill Figure 2-3 
shows the surge power of the load when it is connected to the grid and inverter.  
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(a) (b)                   
Figure 2-3 Surge power of residential class D load (a) grid-connected (b) inverter connected  
 
Figure 2-3 (a) shows that the load connected to the grid has a large surge power that is eight times larger 
than the power rating of the load. When connected to the inverter, Figure 2-3 (b) shows that the surge 
power is only 1.42 larger than the rated power of the load. Although this surge power is lower, its settling 
time is almost 3 times slower than the grid connected load. Therefore, it is advantageous to run household 
loads on an inverter rather than the grid [8].   
 
2.2 Energy storage 
 
Having reviewed that the best kind of system is a grid-tied system with storage option, energy storage 
options were reviewed. There are several types of renewable storage devices such as super capacitors – 
which are made of an electric double layer (EDL) [9]. These are only useful for short bursts of power and 
are therefore, used mostly in start/stop applications that require a lot of charge/discharge cycles during 
engine operation [9]. Flywheels are another source – they store energy in the form of kinetic energy as 
they rotate. Like super capacitors, can provide short bursts of power. Batteries are most used storage 
devices because they can provide a steady stream of power required for residential applications. As such, 
super capacitors and flywheels are only used to supplement batteries at times when a short burst of 
power is required [9]. Batteries were then reviewed in terms of their structure, charge and discharge 
characteristics.  
 
 
8 
 
2.2.1 Chemical introduction to batteries 
 
A battery is a stack of electrochemical cells connected in series and/or parallel. A cell is an electrochemi-
cal device that transforms chemical energy into electrical energy and then electrical energy back into 
chemical energy [10]. Cells can be classified as either primary or secondary cells. Primary cells are non-
rechargeable while secondary cells are rechargeable. This study was based on secondary cells as they are 
used in this design. The electrochemical cell as shown in Figure 2-4, consists of a negative electrode, a 
positive electrode, an electrolyte solution containing dissolved salts and a semi-permeable membrane.  
 
 
Figure 2-4 Secondary cell in charging mode 
 
The negatively charged C ions are the salt solution and the bold dotted line is the separator. Only the salt 
solution ions can pass through the semi-permeable membrane. At the anode, Metal A gets oxidised and 
transfers its valence electrons to the other metal. Once it transfers its electrons, its ions get discharged 
into the solution. At the cathode the opposite happens, the metal B gets reduced and gains the electrons 
lost by A. This results in an electrical current flowing.  
 
2.2.2 Electrical introduction to batteries 
 
A battery provides DC electrical power to a circuit. It is only capably of direct current which is current in 
one direction. Figure 2-5 shows one of many electrical models of a battery.  
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Figure 2-5 First order battery electrical equivalent circuit  
 
𝑉𝑂𝐶 represents the open circuit voltage of a battery, 𝑅0 is the ohmic resistance of the battery associated 
with the electrolyte resistance and battery connection resistance. 𝑅1 represents the polarization re-
sistance and 𝐶1 represents the polarization capacitance [11]. 𝑉𝑏 in this case would be the terminal voltage 
of a battery. One ampere is exactly 1 coulomb of electrons per second [12]. All batteries are rated in amp-
hours (Ah). A battery that is rated 1 amp-hour will, ideally be able to provide 1 ampere to a complete 
circuit for one hour before completely discharging but in real batteries the relationship between the am-
peres and discharge time is not linear. A battery C rating of amp-hour capacity is provided. A battery also 
has watt-hour ratings which is the total constant DC power provided by a battery before it discharges 
completely. A battery rated at 1 watt-hour can provide 1 watt of constant power for 1 hour before it 
discharges completely [12].  Some cells suffer from what is called the Memory effect. This is a phenome-
non whereby if a cell isn’t discharged fully between charge cycles, it starts adapting to the previous short-
ened cycles and thus reduces the capacity of the cell per charge cycle [13].  
 
2.2.3 Charging a battery 
 
Charging a battery is a significant part of any power supply design. The charging system depends on the 
battery being charged. There are two ways of charging a battery – slow and fast charge [14]. Slow charg-
ing a battery refers to applying a current to a battery for a long period of time without damaging the 
battery. This charging rate depends on the type of battery used. If a battery is charged continually even 
after it’s fully charged, gas begins to form in the battery. For slow charging, the gas can recombine inter-
nally but if charging rate is above slow charging rate, the gas is unable to recombine, and pressure builds 
up inside and damages the battery in turn reducing the battery life cycle. The big advantage of slow charg-
ing is that it cannot damage the battery regardless of how long the battery is charged. The other ad-
vantage is that no end-of-charge detection circuitry is required meaning it’s cheap and simple to build 
[14].  
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Fast charging refers to a charging time of between 1- and 2-hours max. Fast charging usually occurs when 
the cell’s temperature is between 10 and 40 degrees Ćelsius. For temperatures below 20 degrees, the gas 
builds up raises the pressure more quickly and can damage the battery, it is therefore advisable to oper-
ate at 25 degrees Celsius. The typical charging curve of a battery is shown in Figure 2-6. This one refers 
to a typical lithium-ion battery charging curve. Several batteries have different charging curves due to 
their chemical composition and structure [14].   
 
 
 
Figure 2-6 Lithium-ion cell charging curve  
 
The charge curve in Figure 2-6 consists of 3 charging stages: pre-charge; constant current (CC) and con-
stant voltage (CV) stages [15]. If the cell voltage is below 10% of the full open circuit voltage, the charge 
current used is termed the pre-charge current to prevent damage to the cell. This pre-charge is applied 
to the cell until the cell voltage reaches a threshold voltage of approximately 70% of the open circuit 
voltage. After that stage, constant current is applied. Cells are usually charged at 0.5C or less i.e. a charging 
current half of the cell’s rated current. Once the voltage of the cell reaches the max voltage of 4.1V, the 
current reduces. There are several types of battery charging methods. A few were reviewed. 
 
i. Constant voltage  
 
A DC power supply with a step-down transformer and a rectifier to provide constant DC voltage. To pro-
tect against battery damage, regulatory circuitry is included in the charger [16].   
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ii. Constant Current 
 
The charger is based on an unregulated voltage source. As shown in Figure 2-6 the current decreases as 
the battery voltage builds up. Often, protection circuitry is included to prevent overcharging. This type of 
charge is not suitable for all batteries [16].  
 
iii. Trickle charge  
 
Designed to account for the battery self-discharge. In this type of charging, the charge rate differs depend-
ing on the frequency of discharge. It is not suitable for batteries that are vulnerable to overcharging like 
Li-Ion Batteries [16].  
 
iv. Float charge 
 
This type of charge involves the battery and load being connected in parallel across the charger. They are 
held at a voltage level below the battery voltage charging limit. This type of charging is used mainly in 
back-up power systems. Lead-Acid batteries use this type of charging [16].  
 
2.2.4 Discharging a battery 
 
The discharge voltage appearing at the terminals of the battery depends on the type of current that the 
load draws; the internal resistance of the battery which varies with temperature, state of charge of the 
battery and age of the cell [17]. Figure 2-7 shows typical discharge curves of several cells.  
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Figure 2-7 battery discharge curves of two batteries at a rate of 0.2C  
 
Of all the types of batteries, lithium-ion battery has the highest open circuit voltage and its discharge 
curve is flat. The lead acid battery has the next highest open circuit voltage. 
 
  
Figure 2-8 Lithium ion battery discharge curves at varying temperature vs discharge time  
 
Figure 2-8 shows that the lithium-ion battery performs better at temperatures above 20 degrees. At low 
temperatures the electrolyte may freeze and suffer from lithium plating at the porous carbon electrode. 
At higher temperatures the battery may get damaged. Self-discharge is another factor of a battery dis-
charge where it discharges on its own without being used. Lithium-ion batteries have lowest self-dis-
charge rate of all batteries at 2% per month and nickel metal hydride batteries have the highest at 30% 
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per month. Lead acid batteries self-discharge at 4% per month. At temperatures below 20 degrees the 
self-discharge rate is at its lowest and gets higher as the temperature increases. Internal resistance is 
another factor to consider when discharging a battery. It decreases the terminal voltage of the battery 
and increases the voltage needed to charge the battery. Figure 2-9 shows the discharge curves of a lith-
ium-ion batteries at different C rates [17].  
 
 
Figure 2-9 Lithium ion battery discharge curves at different C rates 
 
The higher the discharge rate, the higher the voltage drop. A battery can be discharged at different C rates 
depending on the load. At 1C, the battery discharge curve is flat and has a high open circuit voltage. The 
higher the discharge rate, the lower the discharge voltage.  
 
2.2.5 Types of secondary batteries 
 
The various types of secondary cells are listed and discussed.  
 
i. Nickel-Cadmium  
 
This type of battery uses nickel oxide hydroxide and metallic cadmium as electrodes. The cells use potas-
sium hydroxide as an electrolyte [18]. They have low internal resistance meaning they can supply high 
current without overheating. To deliver the high current, the anode and cathode are rolled into a spiral. 
The nominal voltage of the cell is 1.2V. the energy density of the cell is 50-150 W-h/L. It can be recharged 
2000 times in its life-span. Its specific power is approximately 150W/kg at a discharge efficiency of 70-
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90%. The advantages of the battery are that they are cheaper than Li-ion batteries, they have a fast charge 
cycle and low temperatures do not affect the battery. The disadvantages of the battery are that they have 
a low energy density and they also are not environmentally friendly, since they contain toxic metals [19].  
 
ii. Nickel-Metal hydride 
 
This type of battery is like the previously mentioned nickel-cadmium battery because they both use nickel 
oxide hydroxide as the cathode, but the nickel-metal hydride battery uses a hydrogen-absorbing alloy for 
the anode instead of cadmium [20]. The separator in then made up of fibres, an alkaline electrolyte, a 
metal case and a sealing plate. They can also be arranged into a spiral like the Ni-Cd batteries. It also has 
a nominal voltage of 1.2V with an energy density of 140-300 W-h/L. It also can be recharged about 2000 
times with a charge-discharge efficiency of 66-92%. The advantages of the battery are that is environ-
mentally friendly, and it makes recycling profitable. They do not require any circuitry to regulate the 
power like the lithium-ion batteries. The disadvantages are that they require complex charging circuitry, 
they have a high self-discharge and they generate a lot of heat [16].  
 
iii. Lead acid 
 
At the anode of a lead acid battery is an electrode made up of pasted lead arranged into a grid. At the 
cathode is an electrode made of lead dioxide. The two electrodes are submerged in a sulphuric acid elec-
trolyte. The lead ions in the electrolyte combine with the sulphate radicals to produce lead-sulphate plus 
an electron.t this causes an electrical current to flow [21]. The lead acid cell produces a nominal voltage 
of 2.2V during discharge. This battery has the lowest energy to weight ratio. The most widely used types 
of lead acid batteries are sealed and flooded. Because of the acid in the cells, these cells are not environ-
mentally friendly. 
 
iv. Lithium-ion 
 
Lithium is the lightest of all metals with the greatest electrochemical potential and provides the largest 
energy per kg [21]. The battery uses metal oxide as the positive electrode and porous carbon as the neg-
ative electrode. During charging, electrons flow from the cathode to the anode. The battery has an energy 
density of 250-693 Watt-h/L and an open circuit voltage of 4.2 V and a terminal voltage of 3.7V. Its charge 
efficiency is 80 to 90%. One of the main advantages of the lithium-ion battery is its high energy density 
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compared to other batteries. There is no need to prime this type of battery. It is limited, however because 
it requires circuitry to keep the voltage within its safe limits. They also suffer from ageing and they have 
certain travel restrictions such as not being able to carry more than needed on an aircraft. They also cost 
significantly higher than the other batteries [21].  
 
2.3 Low voltage grid-tied bidirectional power conditioning system (PCS) 
architectures 
 
Lithium-ion batteries are best solution for storage because of the advantages already reviewed. As such, 
they were chosen as the primary power source for the PCS to be designed. Residential AC loads use single 
phase line voltage – as such, only single-phase PĆS’s were reviewed. PCS’s can be divided into two cate-
gories – voltage source inverters (VSI’s) and current source inverters (ĆSI’s) [22]. ĆSI’s use a DĆ current 
source as the input and are typically used in powerful AĆ motor drives. VSI’s are the most commonly used 
type of inverter. They can either be transformer-based or transformer-less inverters. These inverters 
were the main type of PCS’s reviewed.  
 
2.3.1 Transformer-based bidirectional inverters 
 
Some inverters with a front-end DC-DC converter, use transformers for electrical isolation but topologies 
without a DC-DC converter use the transformer for both step-up or step-down purposes and electrical 
isolation. Transformer based inverters use either a high-frequency of low-frequency transformer. These 
were reviewed.  
 
i. High-frequency transformer bidirectional inverters 
 
Figure 2-10 shows a block diagram for a two-stage high frequency (HF) transformer-based inverter using 
batteries as an input DC voltage source.  
 
 
Figure 2-10 HF transformer inverter block diagram  
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The high frequency transformer is connected between the power stages of the system. A high frequency 
transformer requires these two-stage shown above, as such the efficiency of the HF transformer is com-
promised [23]. Some topologies based on the block diagram were reviewed.   
           
(a) (b) 
Figure 2-11 HF link inverter topologies (a) Bidirectional multiple-stage boost inverter (b) Bidirectional dc–ac–ac 
converter  
 
The topologies shown in Figure 2-11 all have bidirectional capabilities. They all have at least two power 
stages, this is because the HF transformer requires AC voltage on either side. The HF transformer pro-
vides electrical isolation for safety and protection. Figure 2-11 (a) shows a DC-AC-DC-AC topology with 
DC-DC pseudo-DC-link stages. This stage features DC pulse trains with a period that is half that of the 
fundamental AC output. To ensure a low THD at the output, a low pass filter is added. It can buck during 
DC-AC power flow and boost during AC-DC power flow. The last stage is a voltage source. Figure 2-11 (b) 
shows a DC-AC-AC topology. The last stage is an AC-AC stage with a DC-link to eliminate the bulky DC-
link capacitor from multiple-stage topologies [24].  
  
ii. Low-Frequency transformer bidirectional inverters  
 
Low frequency transformers are connected on the grid-side of the inverter unlike the HF transformers 
discussed above. The block diagram for these topologies is shown in Figure 2-12.  
 
 
Figure 2-12 LF transformer inverters block diagram 
 
17 
 
These inverters do not require as many power stages as shown in the block diagram. But they are larger, 
heavier and have a larger cost than HF transformers [23]. These inverters also have a low efficiency as-
sociated with them.  
 
       
                                           (a)                                                                                                  (b) 
Figure 2-13 Low frequency inverter topologies (a) Bidirectional isolated buck inverter (b) Bidirectional two-stage 
isolated buck boost inverter for PV applications  
 
Figure 2-13 shows that these inverters do not require as many power stages as the HF based inverters. 
Figure 2-13 (a) shows a traditional bidirectional buck inverter that uses an Unfolding bridge and bidirec-
tional switches. It steps down voltage both from DC-AC and AC-DC. A low pass filter is then used to filter 
out the high frequency ripple. The transformer then provides the isolation between the grid and circuit. 
Figure 2-13 (b) shows a bidirectional inverter that boosts during AC-DC power flow and bucks during 
AC-DC power flow. It is suitable for low voltage applications. But the issue with low frequency transform-
ers is that they are large and because of this tend to have a lower efficiency that the HF transformers [23].   
 
iii. Transformer-based bidirectional inverters comparison 
 
The inverter topologies discussed in the previous section were reviewed in terms of their efficiency, 
weight and volume.  
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Figure 2-14 Transformer inverter topologies comparison [25] 
 
Figure 2-14 shows that the efficiency in transformer-less inverters is highest overall as reviewed in the 
previous section. The low frequency transformer has the next highest efficiency and the HF transformer 
has the lowest. The low frequency transformer is shown to have the heaviest topologies and transformer-
less the lightest. Transformer-less inverters clearly have an advantage over the other inverters and are 
generally preferred [25].  
 
2.3.2 Transformer-less bidirectional inverters 
 
From the in the previous subsection, it was clear that transformer less inverters have an advantage of the 
transformer-based inverters. As such, the design undertaken was based on transformer-less inverters. 
The several architectures associated with transformer-less inverters were reviewed.  
 
i. Two-stage topologies 
 
Inverters that are based on two power conversion stages were reviewed and the block diagram for typical 
two-stage topologies is shown in Figure 2-15.  
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Figure 2-15 Two-stage transformer-less Inverter block-diagram [12] 
 
The first stage is a step-up stage where the DC input voltage is stepped up, the next stage is then when 
the DC input is inverted into AC using an Unfolding bridge and then connected to the Grid. During the DC-
DC stage, the inverter can be designed with any DC-DC converter topology. Figure 2-16 shows a bidirec-
tional buck-boost inverter.  
 
Figure 2-16 Two stage buck-boost bidirectional inverter topologies  
 
During AC-DC power flow, the inverter acts as a boost inverter. Therefore, the AC voltage is always lower 
than the DC voltage of the battery. This type of bidirectional inverter is mostly used as an interface be-
tween the grid and electrical vehicles [26].  Figure 2-17 shows an integrated bidirectional inverter.  
 
 
Figure 2-17 Two stage integrated bidirectional buck boost inverter 
 
Unlike the topology shown in Figure 2-16, the integrated buck boost inverter can either buck or boost 
voltage during DC-AC and during AC-DC power flows. This allows better for management of the battery 
power. But because it has more components than the topology in Figure 2-16, it has a lower efficiency 
[26].  
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The advantages of this type of architecture are that it has a wide input voltage range and the dynamic 
analysis is easier. The drawback of this topology is that it requires more components since it has two 
power stages. It also requires a DC-link capacitor to stabilise the DC input voltage of the inverter side 
which draws a large current which means an expensive filter is required at the output.   
 
ii. Single-stage topologies 
 
To overcome the drawbacks of the two-stage topologies, single stage inverters with a block diagram as 
shown in Figure 2-18. The DC input power is converted into AC power during one power conversion 
stage.  
 
 
Figure 2-18 Single stage inverter block diagram [12] 
 
The base DC-DC converters that have been used with this configuration are any of the common topolo-
gies; this is because of their simple structure and low component count.  
The reduction in power stage means that the efficiency is higher; the cost of the inverter is reduced; the 
inverter is compact, and the output filter design is cheaper since there is no DC-link capacitor. The disad-
vantages of single-stage topologies are that, they have a narrow input voltage range; they require com-
plex control design; and because of their compact structure, the existing step up bidirectional inverters 
use a HF-link.  
 
 
 
iii. Pseudo-dc-link topologies 
 
The frond end DC-DC converter produces a modulus sinusoid during the first stage, the second stage is 
an unfolding bridge which is used to unravel the modulus sinusoid and produce the required bidirectional 
sinusoidal voltage. These types of inverters are between the two-stage and the single-stage in terms of 
efficiency, weight and volume, assuming they are designed without a DC-link capacitor. They can have 
the efficiency profile similar to single stage inverters. The cost is also lower than that of the two-stage 
topology. The block diagram for these types of topologies is shown in Figure 2-19.  
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Figure 2-19 Pseudo-dc-link inverter block diagram [12] 
 
Because the rectified sinusoid is produced during the first stage of power conversion, only buck-boost, 
Ćuk, Sepic and zeta DC-DC converters can be used for pseudo-dc-link inverters. Bidirectional pseudo-dc-
link inverter topologies also exist – but only the Ćuk and buck-boost topologies are capable of bidirec-
tional operation because of the symmetry of the converters. The most popular pseudo-dc-link topologies 
are buck-boost because of the low component count and ease of design. Figure 2-20 shows a buck-boost 
bidirectional pseudo-dc-link topology.  
 
 
Figure 2-20 Bidirectional pseudo-dc-link buck-boost inverter  
 
The inverter uses a front-end buck-boost converter and an unfolding bridge to create the line frequency 
AC output voltage. During DC-AC power flow, it can either buck or boost depending on the application 
and the same applies during AC-DC power flow. The buck boost switches 𝑆1 and 𝑆2 switch at 20 kHz while 
the unfolding bridge switches are switched slower at the fundamental grid frequency to create the AC 
line voltage [27]. This inverter is compact and low cost since it was designed without a DC-link capacitor. 
Figure 2-21 shows another bidirectional pseudo-dc-link inverter. 
 
Figure 2-21 Bidirectional pseudo-dc-link Sepic-Zeta inverter [28] 
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During AC-DC power flow, the inverter operates as a Sepic AC-DC converter [28]; if operated with both 
inductors in discontinuous inductor current mode, it can achieve self-power correction. During DC-AC 
power flow, it operates as a Zeta inverter. It can buck or boost during either power flow, depending on 
the application. Its key features are low cost, high efficiency and provides the best of two converters. The 
drawback to this topology is that, two converter topologies have to be studied and analysed for the in-
verter to be designed adequately because neither Sepic nor Zeta have the symmetry for bidirectional 
capability.  
Although the buck-boost based topology is the most popular over Sepic, Ćuk and Zeta, the buck-boost has 
both input and output currents that are discontinuous, as such for practical implementations, filters at 
both input and output are required to reduce the line current ripple and EMI. The Ćuk topology is then 
best for the practical applications because it has both continuous input and output currents; providing 
galvanic isolation is easier and during reverse power flow rectification, it has a better input line current 
than the buck-boost.  
 
2.4 Control of Ćuk topologies 
 
There are several methods of control that have been implemented to ensure robustness in Ćuk topolo-
gies. Current and sliding mode control are the most widely used and were reviewed for possible imple-
mentation.  
 
2.4.1 Sliding mode control (SMC) 
 
Sliding mode is a variable control system that can switch between continuous structures based on the 
system’s position in a state. It is used to control non-linear systems; multiple input and multiple output 
(MIMO) systems; and dynamically uncertain systems [29]. Figure 2-22 shows a simplified block diagram 
of SMC. It has a set valued, discontinuous control signal that can switch from one continuous structure to 
the next by forcing the system states to reach and remain within what is called a siding surface.  
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Figure 2-22 Sliding mode control block diagram for a Ćuk converter 
 
A control law is designed to ensure the sliding surface attracts system states. When the system dynamics 
are confined to the sliding surface, the order of the original plant, as seen by the system, is reduced. When 
the order of the plant is reduced, the closed loop system becomes insensitive to plant uncertainties and 
disturbances. Another attractive feature of the SMC is that the dynamic behaviour can be tailored to a 
sliding function. In [30] a sliding mode controller was designed for a 3rd order Ćuk converter. This SMC 
used 3 sliding surfaces to control the output of the Ćuk converter. The results revealed that the higher 
the number of sliding surfaces, the better the performance of the output voltage. The results showed that 
although, the performance increased with sliding surfaces, there was still a significant overshoot during 
the load disturbance tests – the voltage had an overshoot of more than 30% which is not ideal for long 
term use of batteries which can only handle high voltages for a short time. In [31] a sliding mode control-
ler was designed for Ćuk based solar inverter. Only a single reference state was used. The advantage of 
this control is that, no high pass filters were needed to derive other state reference signals. The results 
also showed larger overshoots during load disturbance tests which would also not be ideal for long term 
use of batteries.  
However, to force the system into states that will make it slide along the sliding surface, infinitely high 
frequency is required, as reviewed. But it is not possible to switch the control system infinitely fast be-
tween continuous structures because there will be time delays between components that realise the con-
trol system such as the active power switches, transducers, DSP units and software implementations. 
This limitation leads to high frequency oscillations, high power losses and could cause the system to move 
into an unstable state. Some SMC can also fail to reject un-modelled uncertainties which compromises 
the performance of the PCS.  
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2.4.2 Current control 
 
In PCS’s, voltage control uses the difference between the reference signal and the sensed output voltage 
to produce an error signal which compensated for by a controller and the output is the duty cycle control 
input signal which is compared with a high frequency carrier signal to produce the necessary switching 
signals. Current control however, is type of control scheme that uses two loops to control the output volt-
age. The error signal from the difference between the reference and sensed output voltage, goes to a con-
troller after which, the control signal is compared to the inductor current. This current comprises of a 
high frequency AC ripple component and an average current component, instead of the high frequency 
carrier signal. The output then produces the necessary switching signals [32].  
 
Figure 2-23 Peak current mode control block diagram for a Ćuk converter 
 
There are 3 types of current control methods: peak, average and valley. Peak mode control is the most 
widely used because of the easier implementation. But since the peak current is being controlled, at zero 
crossings, the slope 
𝑑𝑖
𝑑𝑡
 is slow due the large inductance used for continuous inductor current modes. This 
leads to more crossover distortions, since the error voltage is small and there is a mismatch between the 
peak current and the error signal. To solve this issue, a ramp compensator is designed. This ramp is added 
to the peak current of the inductor to decrease the mismatch and in so doing, stabilises the closed loop. 
But the ramp limits the duty cycle at zero crossings. This leads to the peak mode having low gain in the 
current loop and high bandwidth. As such, for AC-DC power flow, this type would not be suitable.  Average 
mode current control used to solve the drawbacks of peak mode. The average inductor current is con-
trolled which eliminates the need for ramp compensation since there is no mismatch between the error 
and ripple current. To solve the low gain issues of peak current mode, a high gain integrating factor is 
introduced into the current loop. This results in low noise and low harmonic distortion at the output. 
Although slope compensation is not required, the current loop gain is limited [33]. Valley current mode 
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is rarely used because of the success of the average mode control. In [34] an indirect current control was 
implanted for a Ćuk converter with a NI-Mh battery input for energy harvesting. Instead of a current 
sensor, the output voltage of thermo-electrical generators was to indirectly measure the current. The 
results showed adequate output voltages with significant overshoots and some output voltage variances 
during load regulation. In [35] peak current mode was employed with a ramp compensator to improve 
the stability of the converter. The results showed a closed loop with a narrow stability margin as the duty 
cycle is above 0.5. This is not ideal for low voltage power applications since high duty cycle values are 
used.  
 
2.5 Summary of reviewed literature 
 
Based on the literature done, the best set up for grid-tied residential low voltage is one with a storage 
solution over a set up with no storage solution due to advantages reviewed in 2.1.2. The best storage 
device is a lithium ion battery bank over other reviewed storage devices and other batteries. Trans-
former-less inverters are preferred over transformer-based inverters due to advantages discussed in 
2.3.1iii. From transformer-less inverters, even though two-stage topologies have the widest input voltage 
range and easier dynamic analysis, they are less efficient and have a higher cost than single-stage topol-
ogies. Although single-stage topologies are better than two-stage, their compact structure make it diffi-
cult to configure them for step-up bidirectional operation – as required for low voltage battery applica-
tions. Pseudo-dc-link topologies are less efficient than single-stage topologies but are more efficient than 
two-stage due to the elimination of the DC-link capacitor – also making them less costly. Because of their 
structure they can have an efficiency close to single-stage topologies but – unlike single-stage topologies 
– have bidirectional capability. This made them the best choice for a bidirectional inverter design that is 
also efficient and has a minimal component count. But for pseudo-dc-link topologies, only Ćuk, Sepic, 
buck-boost and zeta converters can be used. Of those four, only the buck-boost and the Ćuk have the 
symmetry for bidirectional capability. But because of the buck-boost converter’s discontinuous input and 
output currents and difficulty in isolating the converter, the Ćuk was chosen because it doesn’t have the 
drawbacks of the buck-boost. Because of the drawbacks of the two control methods reviewed, a new 
control strategy was presented in this thesis.   
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3.  Bidirectional Ć uk inverter analysis 
The theory development, operating principle and analysis of the proposed bidirectional inverter was pre-
sented in this section. The Ćuk converter – as the base DC-DC converter – had its power transfer analysed. 
The topology’s operating principle was then analysed in both AC-DC and DC-AC power flows. In each 
power direction of power flow, the topology was analysed in each switching state. Then the modes of 
operation were analysed starting with CICM and DCVM. Dead time effects and parasitic effects were an-
alysed after which the expected efficiency was analysed. Lastly, the dynamics of the topology was ana-
lysed.  
 
3.1 Proposed topology overview  
 
The bidirectional Inverter presented in Figure 3-1 is a pseudo-dc-link, Ćuk front-end single-phase in-
verter. It has 2 inductors, an input inductor 𝐿1 and output inductor 𝐿2; a coupling capacitor 𝐶1 and filter 
a capacitor 𝐶2; six switches, 2 during the converter stage and 4 in the unfolding stage. The inductor 𝐿𝑠 is 
the grid source inductance which was chosen to be 5% of the rated AC voltage.  
 
 
Figure 3-1 Single-phase bi-directional Ćuk inverter  
 
Since a Ćuk converter is used, it can buck and boost during either DC-AC power flow or during AC-DC 
power flow. During DC-AC power flow, it is supplied from a DC input voltage, such as a battery. The cou-
pling capacitor acts as the energy storage for the power stage. The duty cycle varies through switches, 𝑆𝑎 
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and 𝑆𝑏 – which are switched at 20𝑘𝐻𝑧 carrier frequency, 𝑓𝑠 – to produce a pseudo DC voltage, 𝑉𝐷?̂? at the 
output of the converter stage. This pseudo DC voltage is then cascaded with an unfolding bridge – which 
is slow switched at 50𝐻𝑧 fundamental grid frequency, 𝑓ℎ – to produce the required AC load sinusoidal 
voltage. During reverse power flow AC-DC, the body diodes of the unfolding bridge switches, 𝑆𝑐  𝑆𝑑 𝑆𝑒 𝑆𝑓, 
provide natural regenerative capabilities. Under ideal conditions, the power factor from the AC side is 
(−1); this enables the power to flow from the grid back to recharge the battery – this will be shown in 
more detail in later sections. The AC grid voltage is given by (3.1) as: 
 
𝑉𝐴𝐶 = (
𝑑𝑚𝑎𝑥
1 − 𝑑𝑚𝑎𝑥
)𝑉𝐷𝐶 sin(2𝜋𝑓ℎ𝑡) 
 
(3.1) 
 
Where 𝑑𝑚𝑎𝑥 is the duty cycle required to reach the grid voltage peak from the battery terminal voltage; 
𝑓ℎ the fundamental grid frequency and:   
 
(
𝑑𝑚𝑎𝑥
1 − 𝑑𝑚𝑎𝑥
)𝑉𝐷𝐶 = 𝑉𝑚 
 
 
(3.2) 
 
The voltage 𝑉𝑚 is the peak grid voltage. The inverter offers advantages of being compact and can step up 
low voltage and step down the grid voltage without sacrificing the size of the system. It is low cost and 
highly efficient, as will be analysed in later sections. It also has a high frequency link option, which is not 
an option with other front-end DC-DC converters.  
 
3.2 Bidirectional inverter operational analysis 
 
The bidirectional inverter operation during DC-AC and AC-DC power flows was analysed. The equivalent 
circuits were derived for each power flow and the conducting patterns analysed. After which, the math-
ematical analysis of the AC and DC output voltage productions was reviewed.  
 
3.2.1 Inverter modes of operation 
 
During DC-AC power flow, the power factor at AC side is one – under ideal conditions. This enables the 
power to flow from the battery to the AC load. During AC-DC power flow the power factor is negative one 
– this enables the power to flow from the AC side back to the battery. Figure 3-2 shows the modes of 
operation for the inverter. 
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(a)                                                                                                              (b) 
Figure 3-2 Bidirectional inverter modes of operation at an ideal power factor (a) DC-AC power flow (b) AC-DC power 
flow 
 
Within a critical loads panel in a residence are linear resistive loads like incandescent light bulbs and non-
linear resistive loads like LED or plasma TV’s. If the inverter is assumed to have a purely resistive AC load, 
then Figure 3-2 (a) shows that the AC voltage and current are in phase; this gives positive power which 
flows from the battery to the AC side. Mode I occurs when both AC current and voltage are positive. Mode 
II occurs when both AC current and voltage are negative. Figure 3-2 (b) shows the voltage and current 
are 180𝑜 output of phase; this gives negative power which flows from the AC side back to the battery. 
With this load, the inverter also only has two modes. Mode III occurs when the AC voltage is positive and 
AC current is negative. Mode IV occurs when the AC voltage is negative, and the AC current is positive. 
Figure 3-3 shows cases when the load is either capacitive or inductive without reactive power compen-
sation.  
 
          
(a)                                                                                              (b) 
Figure 3-3 Bidirectional inverter with non-ideal power factor (a) Leading power factor (b) Lagging power factor 
 
The critical loads panel might also have capacitive loads like old ĆTR TV’s. Inductive loads like ceiling fans 
and any other household appliances using motors or transformers in them. When a capacitive load is 
used, the power factor is leading; the AC current is shown to lead the AC voltage; the inverter then has 4 
Mode I Mode II Mode III Mode IV 
Mode I Mode I Mode II Mode II Mode III Mode III Mode IV Mode IV 
𝑽𝑨𝑪 
𝒊𝑨𝑪 
𝑽𝑨𝑪 
𝒊𝑨𝑪 
𝒊𝑨𝑪 
𝑽𝑨𝑪 𝑽𝑨𝑪 
𝒊𝑨𝑪 
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modes of operation. With an inductive load, the power factor is lagging; the AC current lags the voltage, 
and the inverter also operates in 4 modes.  
 
3.2.2 DC-AC power flow inverter equivalent circuit and operation 
 
This section details a thorough analysis into how the inverter, with a resistive load, converts DC into AC 
power through Mode I and II. During DC-AC power flow, not all the components in the topology are used. 
The equivalent circuit for this is shown in Figure 3-4.  
 
 
Figure 3-4 Ćuk inverter DC-AC equivalent circuit 
 
The circuit only operates five of the six switches. Only the diode of switch 𝑆𝑏 is operational.  
 
i. Current analysis  
 
Each half cycle creation was analysed individually, with each state and current direction shown.  
 
 
(a) 
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   (b) 
Figure 3-5 Ćuk inverter DC-AC negative half cycle high frequency ripple (a) ON-state (b) OFF-state 
 
During the ON-state shown in Figure 3-5 (a), the input capacitor 𝐶1  is discharging through the input in-
ductor 𝐿1  while the inductor charges through the input switch 𝑆𝑎. The diode of switch 𝑆𝑏 is reverse biased 
so current doesn’t flow through it. In this state the inductor voltage is equal to the input voltage and the 
current is given by:  
 
𝑑𝑖𝐿1
𝑑𝑡
=
𝑉𝐷𝐶
𝐿1
 
 
(3.3) 
 
In the unfolding stage, switches 𝑆𝑐 and 𝑆𝑓 are conducting and the output capacitor then charges up. The 
input capacitor 𝐶1 transfers energy to the output capacitor 𝐶2 for storage. The inductor 𝐿2 charges from 
the output capacitor as it discharges, and its current is given by the equation (3.3) as: 
 
𝑑𝑖𝐿2
𝑑𝑡
= −
𝑉𝑐1 + 𝑉𝐷?̂?
 𝐿2
 
 
(3.4) 
 
Equation (3.4) shows that the output inductor current is in the opposite direction to the input inductor 
current and charges with a larger voltage than the input inductor current. The OFF-state is also shown in 
Figure 3-5 (b) - During this cycle, the input inductor 𝐿1 is discharging through the input capacitor 𝐶1, 
which charges the input capacitor. The diode of 𝑆𝑏 is now forward biased. The inductor discharge current 
equation is shown in (3.5). 
 
𝑑𝑖𝐿1
𝑑𝑡
= −
𝑉𝑐1 − 𝑉𝐷𝐶
 𝐿1
 
 
(3.5) 
 
The stage of the unfolding stage switches still haven’t changed because the period of the fast switches is 
higher than those in the unfolding stage. Currently, the output capacitor 𝐶2 is discharging through load 
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resistor while the output inductor 𝐿2 discharges through the diode of 𝑆𝑏. The equation through which the 
output inductor discharges is shown in (3.6): 
 
𝑑𝑖𝐿2
𝑑𝑡
=
𝑉𝐷?̂?
𝐿2
 
 
(3.6) 
 
It is worth noting that, because the converter is symmetrical, power can be transferred from the right-
hand side to the left-hand side and switch 𝑆𝑏 used as the primary switch. The same equations would apply 
as analysed above would apply – accept, the input would be on the right-hand and the output on the left. 
This alternation occurs for half the period of the bridge switches.   
The positive half cycle shown in Figure 3-6 follows the same suit as the negative half cycle, having both 
ON and OFF-states for half the period of the bridge switches. The current analysis is shown in Figure 3-6 
(a) and (b) for the charging and discharging states.  
       
 
 
(a) 
 
(b) 
Figure 3-6 Ćuk inverter DC-AC positive half cycle high frequency ripple (a) ON-state (b) OFF-state 
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The ON-state operates similarly to the negative half cycle. The difference is in the bridge switch because 
only switches 𝑆𝑑  and 𝑆𝑒 are operational in this cycle. The OFF-state is also similar to that of the negative 
half cycle. The coupling capacitor waveforms are shown in Figure 3-7. 
 
 
Figure 3-7 CICM coupling capacitor voltage and current 
 
The coupling capacitor is assumed to be large enough such that, it has an average voltage that is the sum 
of the input voltage and the output voltage. The average current charging the capacitor is equal to the 
input current and the average value of the discharge current is equal to the output current. Figure 3-8 
shows the waveforms of the inductors.  
 
                                            (a)                                                                                                     (b)                            
Figure 3-8  CICM input and output inductor waveforms (a) voltages (b) currents 
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The waveforms of the input and output inductor waveforms; both voltage and currents, are the same. The 
voltages do not differ in waveform or average value. In the OFF-state both inductors have a voltage equal 
to the output voltage and in the ON-state they are equal to the input voltage. The currents have the same 
waveform, but they differ in average values. The average value of the input inductor is the input current 
and average value of the output inductor is the output current.  
 
ii. Continuous inductor current (CICM) ideal power transfer 
 
The inverter was designed such that during DC-AC power flow the inductors operate in continuous in-
ductor current mode (CICM). During CICM, both inductor currents are continuous, and the input capaci-
tor voltage is also continuous. If the voltage across the input capacitor is assumed to be constant, then the 
average value of the input and output inductor voltages at steady state is zero. Thus, for the input induc-
tor:  
 
∫ 𝑉𝐿1
𝑇𝑠
0
𝑑𝑡 = 0 
 
(3.7) 
 
 
∫ 𝑉𝐷𝐶
𝑑𝑇𝑠
0
𝑑𝑡 + ∫ (𝑉𝐷𝐶 − 𝑉𝑐1) 𝑑𝑡
𝑇𝑠
𝑑𝑇𝑠
= 0 
 
(3.8) 
 
 
𝑑𝑉𝐷𝐶𝑇𝑠 + (𝑉𝐷𝐶 − 𝑉𝑐1)(1 − 𝑑)𝑇𝑠 = 0 
 
(3.9) 
 
where 𝑑 is the continuous-time averaged duty cycle, 𝑇𝑠 is the carrier period. Solving (3.9) for the capacitor 
voltage.   
 
𝑉𝑐1 =
𝑉𝐷𝐶
1 − 𝑑
 
 
(3.10) 
 
For the output inductor: 
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∫ 𝑉𝐿2
𝑇𝑠
0
𝑑𝑡 = 0 
 
(3.11) 
 
 
∫ (𝑉𝑐1 − 𝑉𝐷?̂?)
𝑑𝑇𝑠
0
𝑑𝑡 − ∫ 𝑉𝐷?̂? 𝑑𝑡
𝑇𝑠
𝑑𝑇𝑠
= 0 
 
(3.12) 
 
 
𝑑𝑇𝑠(𝑉𝑐1 − 𝑉𝐷?̂?) − 𝑉𝐷?̂?(1 − 𝑑)𝑇𝑠 = 0 
 
(3.13) 
 
 
𝑉𝑐1 =
𝑉𝐷?̂?
𝑑
 
 
(3.14) 
 
From equation (3.10) and (3.14): 
 
𝑉𝐷?̂?
𝑉𝐷𝐶
=
𝑑
1 − 𝑑
 
 
(3.15) 
 
Equation (3.15) is the voltage transfer ratio during the converter stage of the inverter. Considering that 
the output voltage is an alternating sinusoidal voltage, the unfolding bridge can be described as the trans-
fer function from the pseudo DC voltage to the AC output voltage: 
 
𝑈𝑏 =
|𝑉𝑚sin(2𝜋𝑓ℎ𝑡)|
𝑉𝑚sin(2𝜋𝑓ℎ𝑡)
 
 
(3.16) 
 
This is because the Ćuk converter and the unfolding bridge are cascaded and are multiplied to obtain the 
output voltage. When this bridge function was plotted the following function was obtained. The unfolding 
bridge function can be described by (3.17) as:   
 
 
𝑈𝑏 =
{
 
 
 
 1,             (𝑛 − 1)𝑇ℎ ≤ 𝑡 ≤
(2𝑛 − 1)𝑇ℎ
2 
−1,                
(2𝑛 − 1)𝑇ℎ
2
≤ 𝑡 ≤ 𝑛(𝑇ℎ) 
 
 
(3.17) 
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Where 𝑛 = 1,2,3 . . . . is a natural number; 𝑇ℎ  fundamental grid period. Therefore, the voltage transfer ra-
tio from the input DC voltage to the output AC voltage after the unfolding stage – as a function of the duty 
cycle – is given by: 
 
 
𝑉𝐴𝐶
𝑉𝐷𝐶
(𝑑) =
{
 
 
 
 
𝑑
1 − 𝑑
,              (𝑛 − 1)𝑇ℎ ≤ 𝑡 ≤
(2𝑛 − 1)𝑇ℎ
2 
 
𝑑
1 + 𝑑
,                      
(2𝑛 − 1)𝑇ℎ
2
≤ 𝑡 ≤ 𝑛(𝑇ℎ)
 
 
(3.18) 
 
 
The voltage transfer ratio is shown to be discontinuous because of the unfolding bridge. Figure 3-9 shows 
the graphical representation of the voltage transfer ratio.  
 
 
 
Figure 3-9 Ideal voltage transfer as a function of the duty cycle 
 
The continuous-time duty cycle was multiplied by the unfolding function to show the transfer ratio as a 
continuous function. If all the DC power is converted into AC power i.e. efficiency is 100%, current trans-
fer ratio is given by:  
 
 
𝑖𝐴𝐶
𝑖𝐷𝐶
(𝑑) =
{
 
 
 
 
1 − 𝑑
𝑑
,                (𝑛 − 1)𝑇ℎ ≤ 𝑡 ≤
(2𝑛 − 1)𝑇ℎ
2 
 
1 + 𝑑
𝑑
,                        
(2𝑛 − 1)𝑇ℎ
2
≤ 𝑡 ≤ 𝑛(𝑇ℎ)
 
 
(3.19) 
 
 
𝑽𝑨𝑪
𝑽𝑫𝑪
 
𝒅𝑼𝒃 
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Equations (3.18) and (3.19) show how power is ideally transferred using the duty cycle as a time-aver-
aging factor.  
 
iii. Output voltage generation  
 
Based on the current analysis of the inverter, the mathematical analysis was done to show how the output 
voltage is created. To achieve sinusoidal voltage, the duty cycle was made to vary, such that the gain 
achieved by the converter stage also varies. The duty cycle can be derived from the voltage transfer ratio 
in (3.18) as follows: 
 
 
𝑑 =
{
 
 
 
 
𝑉𝑚sin(2𝜋𝑓ℎ𝑡)
𝑉𝑚sin(2𝜋𝑓ℎ𝑡) + 𝑉𝐷𝐶
,             (𝑛 − 1)𝑇ℎ ≤ 𝑡 ≤
(2𝑛 − 1)𝑇ℎ
2
 
 
𝑉𝑚sin(2𝜋𝑓ℎ𝑡)
𝑉𝐷𝐶 − 𝑉𝑚sin(2𝜋𝑓ℎ𝑡)
,                      
(2𝑛 − 1)𝑇ℎ
2
≤ 𝑡 ≤ 𝑛(𝑇ℎ)
 
 
(3.20) 
 
 
Plotting the duty cycle expression shows the profile necessary to obtain the sinusoid. To make the duty 
cycle modulating signal continuous, it was multiplied by the unfolding function.  
 
  
 
Figure 3-10 DC-AC continuous time duty cycle modulating signal  
 
The waveform observed in Figure 3-10 shows the duty cycle starting from zero and varying steeply be-
fore slowing down to reach a peak duty cycle of 83%. This also shows that the inverter works both as a 
𝒕𝒊𝒎𝒆 (𝒔) 
𝒅𝑼𝒃 
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buck and boost converter to obtain the sinusoid. To obtain the output voltage, the product of the unfold-
ing bridge function and the output of the Ćuk converter was taken i.e. 
 
𝑉𝐴𝐶 = 𝑉𝐷𝐶 (
𝑑
1 − 𝑑
)𝑈𝑏 
 
(3.21) 
 
Evaluating the expression in (3.21), the desired output AC voltage was obtained:   
 
𝑉𝐴𝐶 = 𝑉𝑚sin(2𝜋𝑓ℎ𝑡) 
 
(3.22) 
 
Equation (3.22) represents the desired inverter output voltage that is being designed for. To illustrate 
this graphically the waveforms in Figure 3-11 were plotted.  
 
Figure 3-11 DC-AC output voltage generation 
 
The first waveform represents the input DC voltage; the second waveform is the converter stage gain 
from the input DC voltage to the pseudo DC voltage; the third is the unfolding bridge function and last 
waveform is the actual output voltage. The DC input voltage is multiplied by the gain, to obtain the 
pseudo-DC voltage. The pseudo-DC is then multiplied by the unfolding function to obtain the required AC 
voltage.  
 
 
𝑉𝐷?̂?
𝑉𝐷𝐶
 
𝑉𝐴𝐶 
𝑉𝐷?̂?
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iv. The boundary between buck and boost regions 
 
In summary, the inverter changes from step up to step down depending on the output voltage desired 
and the input line voltage. 
 
 
Figure 3-12 Ćuk Inverter buck and boost mode transitions 
 
Based on Figure 3-12, the inverter changes from buck to boost mode four times in one period. The regions 
were described by looking at the first angle. At 50% duty cycle is the boundary between the buck and 
boost regions, it is also the point where the output AC voltage is equal to the input voltage; knowing this: 
 
𝑉𝐷𝐶 = 𝑉𝐴𝐶(50% 𝑑𝑢𝑡𝑦 𝑐𝑦𝑐𝑙𝑒) 
 
(3.23) 
 
Substituting (3.23) into (3.22): 
 
𝑉𝐷𝐶 = 𝑉𝑚 sin(2𝜋𝑓ℎ𝑡𝑐) 
 
(3.24) 
 
Where 𝑡𝑐 is the critical time when the inverter switches between buck and boost. Solving (3.24) for the 
critical time 𝑡𝑐 gives: 
 
𝑡𝑐 =
sin−1 (
𝑉𝐷𝐶
𝑉𝑚
)
2𝜋𝑓ℎ
𝑟𝑎𝑑 
 
(3.25) 
 
This is the critical time when the input voltage equals the output voltage at 50% duty cycle and the first 
angle where boost mode starts operating. Expressing those regions mathematically:  
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𝑅𝑒𝑔𝑖𝑜𝑛
{
 
 
 
 
  
𝐵𝑢𝑐𝑘,   (𝑛
𝑇ℎ
2
− 𝑡𝑐) ≤ 𝑡 ≤ (𝑛
𝑇ℎ
2
+ 𝑡𝑐)         
 
 
𝐵𝑜𝑜𝑠𝑡,   (𝑛
𝑇ℎ
2
+ 𝑡𝑐) ≤ 𝑡 ≤ (𝑛 + 1)
𝑇ℎ
2
− 𝑡𝑐  
  
 
(3.26) 
 
 
where 𝑛 = 0,1,2,3… . is a whole number. The expression above shows how the inverter changes regions 
periodically to ensure a smooth sinusoidal waveform. 
 
3.2.3 AC-DC power flow inverter equivalent circuit and operation 
 
The bidirectional inverter operates as a charger during AC-DC power flow. During which, AC power is 
converter back to DC power. As with the DC-AC power flow, the equivalent circuit and operation were 
analysed. During this power flow equation (3.22) is the input voltage and the DC voltage is the output 
voltage. The equivalent circuit during AC-DC power flow is shown in Figure 3-13.  
 
 
Figure 3-13 AC-DC power flow equivalent circuit 
 
In this mode, only one switch is operational – the output switch 𝑆𝑏. All four Unfolding bridge switch body 
diodes and the body diode of switch 𝑆𝑎 are operational. 
 
i. Current analysis 
 
The power flows from right to left. Similar to the DC-AC power flow, the negative half cycle ON-state 
current analysis was done.  
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(a) 
 
(b) 
Figure 3-14 AC-DC power flow negative half cycle high frequency ripple (a) ON-state (b) OFF-state 
 
During the ON-state as shown in Figure 3-14 (a), the output switch 𝑆𝑏 is operational. It charges the output 
inductor 𝐿2 through body diodes from switches 𝑆𝑐 and 𝑆𝑓 . The input capacitor 𝐶1 is discharging through 
the input inductor 𝐿1 and the load resistor. The internal diode of the input switch 𝑆𝑎  is reverse biased. 
The output capacitor is charging up. During the discharging state shown in Figure 3-14 (b), the body 
diodes from 𝑆𝑐 and 𝑆𝑓 are still operational. But the output switch 𝑆𝑏 is OFF. The output inductor 𝐿2 then 
discharges through the diodes of the switches. The input capacitor 𝐶1 charging through the body diode of 
the input switch 𝑆𝑎. The input inductor 𝐿1 is discharging through the load and the body diode. This inter-
change between the charging and discharging states takes place for another half a period of the input 
voltage until the positive half cycle shown in Figure 3-15.  
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 (a) 
 
 
(b) 
Figure 3-15 AC-DC power flow positive half cycle high frequency ripple (a) ON-state (b) OFF-state 
 
The ON-state for the positive half cycle shown in Figure 3-15 (a) is the same as that of the negative half 
cycle. The only difference is that diodes 𝑆𝑐 and 𝑆𝑓 are reverse biased this time and diodes 𝑆𝑑 and 𝑆𝑒 are 
forward biased and conducting. The OFF-state in Figure 3-15 (b) is also the same as the negative. With 
the difference being in the diode conduction. After a full period, the negative half cycle starts again.  
 
ii. Output voltage generation 
 
To achieve a DC voltage, transfer ratio of the inverter remains unchanged. Given the AC input voltage in 
(3.22). The unfolding bridge and rectified sine wave remain the same as the DC-AC power flow. The duty 
cycle required was derived as follows: 
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𝑑 =
{
 
 
 
 
𝑉𝐷𝐶
𝑉𝑚sin(2𝜋𝑓ℎ𝑡) + 𝑉𝐷𝐶
,          (𝑛 − 1)𝑇ℎ ≤ 𝑡 ≤
(2𝑛 − 1)𝑇ℎ
2
 
 
𝑉𝐷𝐶
𝑉𝐷𝐶 − 𝑉𝑚sin(2𝜋𝑓ℎ𝑡)
,                 
(2𝑛 − 1)𝑇ℎ
2
≤ 𝑡 ≤ 𝑛(𝑇ℎ)
 
 
(3.27) 
 
 
The DC voltage to be achieved is 74𝑉 for charging a 60𝑉 battery as will be designed for in section 4.2. 
Plotting the duty cycle:  
 
 
 
Figure 3-16 AC-DC continuous time duty cycle modulating signal 
 
Figure 3-16 shows that the duty cycle is inverted compared to the inverter. It reaches a minimum duty 
value of 0.19 – this is the point where the peak amplitude of the input voltage is decreased to equal the 
desired DC voltage. The output voltage can then be obtained by: 
 
𝑉𝐷𝐶 = 𝑉𝑚sin(2𝜋𝑓ℎ𝑡) (𝑈𝑏) (
𝑑
1 − 𝑑
) 
 
(3.28) 
 
This was again illustrated using waveforms as shown in Figure 3-17. 
 
 
𝒕𝒊𝒎𝒆 (𝒎𝒔) 
𝒅𝑼𝒃 
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Figure 3-17 AC-DC output voltage generation 
 
The input AC voltage is multiplied by the unfolding function to obtain the pseudo-DC voltage. This is then 
multiplied by the inverse gain to obtain the charging DC voltage.   
 
iii. Boundary between buck and boost regions 
 
The buck and boost regions of the reverse AC-DC power flow are like those of the DC-AC power flow. 
 
 
Figure 3-18 AC-DC power flow region of operation transitions 
 
Figure 3-18 shows sections of the AC-DC power flow that alternate with respect to those in the DC-AC 
power flow of the inverter. The first angle is also the same as the DC-AC power flow and therefore, the 
regions though differ:  
 
𝑉𝐷?̂?
𝑉𝐷𝐶
 
𝑉𝐴𝐶 
𝑉𝐷?̂?
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𝑅𝑒𝑔𝑖𝑜𝑛
{
 
 
 
 
  
𝐵𝑜𝑜𝑠𝑡,   (𝑛
𝑇ℎ
2
− 𝑡𝑐) ≤ 𝑡 ≤ (𝑛
𝑇ℎ
2
+ 𝑡𝑐)       
 
 
𝐵𝑢𝑐𝑘,   (𝑛
𝑇ℎ
2
+ 𝑡𝑐) ≤ 𝑡 ≤ (𝑛 + 1)
𝑇ℎ
2
− 𝑡𝑐  
  
 
(3.29) 
 
 
where 𝑛 = 0,1,2,3… . is a whole number. These regions also transition as shown to ensure that the vary-
ing magnitude of the output input AC voltage is converted into a constant DC output charging voltage.  
 
3.3 Inverter passive components modes of operation 
 
The bidirectional inverter was designed such that, during DC-AC power flow both inductor currents were 
continuous; this ensures that the efficiency of the inverter is high since any discontinuities in the inductor 
current increases the losses at the output. During AC-DC power flow, the inverter was designed such that, 
the coupling capacitor voltage is discontinuous; this ensures reactive power compensation and as such, 
the inverter operates as a power factor correction converter during this power flow [36].  
 
3.3.1 Continuous inductor current mode (CICM) 
 
In CICM, the inductor current does not reach zero for all time. It is always continuous. This mode is most 
the common mode which the front-end converter is used in. Due to it having less losses and while being 
easier to design than the other modes. Figure 3-19 shows the inductor current waveforms at the bound-
ary between continuity and discontinuity of the inductor currents.  
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Figure 3-19 Continuous conduction mode component waveforms 
 
Both input and output inductor currents are continuous but at the lowest current values before they be-
come discontinuous. The average of the input inductor current 𝑖𝐿1 is the input current and is exactly half 
of the peak t peak ripple. The average of the output inductor 𝑖𝐿2 is the load current and is half the peak to 
peak ripple of the output inductor current. There are minimum values for the passive components re-
quired to keep the inverter operating in CICM; these were analysed.  
 
i. Minimum input inductor  
 
From the Figure 3-19, at the boundary between continuous and discontinuous mode, the average induc-
tor current is given as: 
 
∆𝑖𝐿1 = 2𝑖𝐿1̅̅ ̅̅  
 
(3.30) 
 
where 𝑖𝐿1̅̅ ̅̅  is the average input inductor current [37]. Because of the capacitor charge balance, the input 
DC current is the average of the input inductor current. Knowing this fact, from the waveform above that:   
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∆𝑖𝐿1 =
𝑑𝑉𝐷𝐶
𝑓𝑠𝐿1
= 2𝑖𝐷𝐶  
 
(3.31) 
 
Since the input current is: 
 
𝑖𝐷𝐶 = 𝑖𝐴𝐶,𝑝𝑒𝑎𝑘
𝑑
1 − 𝑑
   
 
(3.32) 
 
And the output current: 
 
𝑖𝐴𝐶,𝑝𝑒𝑎𝑘 =
𝑉𝐴𝐶,𝑝𝑒𝑎𝑘
𝑅𝐿
 
 
(3.33) 
 
Where 𝑅𝐿 is the AC load resistance. Therefore from (3.30),(3.31),(3.32) and (3.33):   
 
𝑑𝑉𝐷𝐶
𝑓𝑠𝐿1
= 2(
𝑑
1 − 𝑑
)
2 
(
𝑉𝐴𝐶,𝑝𝑒𝑎𝑘
𝑅𝐿
) 
 
(3.34) 
 
Solving for the inductor: 
 
𝐿1𝑚𝑖𝑛 =
𝑅𝐿(1 − 𝑑𝑚𝑖𝑛)
2
2𝑑𝑚𝑖𝑛𝑓𝑠
 
 
(3.35) 
 
Where 𝑑𝑚𝑖𝑛 is the duty cycle required to step down the peak grid voltage, to the battery charging voltage. 
From the equation (3.35), decreasing the value of the inductor brings the converter closer to discontinu-
ity because the inductor current decreases. Decreasing the frequency also leads to discontinuity of the 
converter and the lower the load current, the closer the inverter gets to discontinuity.  
 
ii. Minimum output Inductor 
 
For the output inductor: 
 
∆𝑖𝐿2 =
2𝑉𝐴𝐶,𝑝𝑒𝑎𝑘
𝑅𝐿
 
 
(3.36) 
 
But because: 
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2𝑖𝐴𝐶,𝑝𝑒𝑎𝑘 =
𝑑𝑉𝐷𝐶
𝑓𝑠𝐿2𝑚𝑖𝑛
 
 
(3.37) 
 
From (3.36) and (3.37) it means that:  
 
𝐿2𝑚𝑖𝑛 =
𝑅𝐿(1 − 𝑑𝑚𝑖𝑛)
2𝑓𝑠
 
 
(3.38) 
 
The factor that affect the continuity of the output inductor current are the same as those of the input 
inductor current. Both these conditions must be met simultaneously to ensure continuous conduction 
mode.  
 
iii. Minimum coupling capacitor 
 
At the boundary between continuity and discontinuity of the coupling capacitor, the ripple coupling ca-
pacitor voltage is twice the output voltage i.e. 
 ∆𝑉𝑐1 = 2𝑉𝐴𝐶,𝑝𝑒𝑎𝑘 
 
(3.39) 
 
Using the fact that: 
 ∆𝑉𝑐1 =
𝑖𝐿1(1 − 𝑑𝑚𝑖𝑛)
𝑓𝑠𝐶1𝑚𝑖𝑛
 
 
(3.40) 
 
Therefore from  and : 
 2𝑉𝐴𝐶,𝑝𝑒𝑎𝑘 =
𝑖𝐿1(1 − 𝑑𝑚𝑖𝑛)
𝑓𝑠𝐶1𝑚𝑖𝑛
 
 
(3.41) 
 
 
And simplifying the expression: 
 𝐶1𝑚𝑖𝑛 ≥
𝑑𝑚𝑖𝑛
2𝑓𝑠𝑅𝐿
 
 
(3.42) 
 
48 
 
This is the minimum coupling capacitor value needed to ensure continuity when the bi-directional in-
verter is converting DC power into AC power. Increasing the frequency brings the converter closer to 
discontinuity. Decreasing the load current also brings the inverter closer to discontinuity.  
 
3.3.2 Discontinuous capacitor voltage mode (DCVM) 
 
The inverter was designed such that, during AC-DC power flow, the coupling capacitor voltage is discon-
tinuous. This mode is especially important for power factor correction applications. Although, the cou-
pling capacitor voltage is discontinuous, both inductor currents are continuous – hence there are no in-
ductor losses associated with the switch as would be in discontinuous inductor current mode (DICM). 
This mode also ensures soft switch-off which is desirable because it slows down the voltage rise in the 
switch, which can damage the switch. Another advantage is that it presents low switch current stress and 
relatively low ripple in the input current. The power factor obtained from this mode is almost unity [38].  
 
 
Figure 3-20 Capacitor voltage waveform during on and off-states 
 
Figure 3-20 shows that when the switch 𝑆𝑏 is on the capacitor discharges for a fraction of the on-time and 
then completely discharges and remains at zero until the off-state where it starts charging up again. Un-
like CICM, to ensure operation in this mode, these are maximum values instead of minimum values. The 
maximum coupling capacitor and inductor currents to ensure this mode is achieved were then deter-
mined.  
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i. Maximum coupling capacitor 
 
The voltage appearing across the capacitor in this mode, from Figure 3-20 can be derived as follows [39].  
 
 𝑉𝑐1 =
{
  
 
  
 
𝑖𝐿2𝑇𝑠(1 − 𝑑) − 𝑖𝐿1𝑡
𝐶1
,           0 < 𝑡 < 𝑑1𝑇𝑠
 
0,                                           𝑑1𝑇𝑠 < 𝑡 < 𝑑𝑇𝑠
 
𝑖𝐿2𝑇𝑠(1 − 𝑑)
𝐶1
,                        𝑑𝑇𝑠 < 𝑡 < 𝑇𝑠
 
 
(3.43) 
 
 
The duty cycle 𝑑1 is: 
 
𝑑1 =
𝑖𝐿2
𝑖𝐿1
(1 − 𝑑) 
 
(3.44) 
 
Since the input inductor current is: 
 
𝑖𝐿2 =
2𝑓𝑠𝐶1𝑉𝐴𝐶
(1 − 𝑑)2
 
 
(3.45) 
 
And the output inductor is given by: 
 
𝑖𝐿1 =
𝑉𝐷𝐶
𝑅𝐿𝑏
 
 
(3.46) 
 
Where 𝑅𝐿𝑏 is the equivalent battery DC Load impedance. From equations (3.43) to (3.46): 
 
𝑑1 = √2𝑓𝑠𝑅𝐿𝑏𝐶1 
 
(3.47) 
 
To operate in DCVM there needs to be a maximum input capacitor value to ensure that the capacitor 
time constant is smaller than the on-time of the converter i.e. 𝑑1 < 𝑑; or in other terms 
 
√2𝑓𝑠𝑅𝐿𝑏𝐶1𝑚𝑎𝑥 < 𝑑 
 
(3.48) 
 
Therefore, from (3.48), the maximum capacitor value to ensure DCVM operation: 
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𝐶1,𝑚𝑎𝑥 <
𝑑𝑚𝑎𝑥
2
2𝑓𝑠𝑅𝐿𝑏
 
 
(3.49) 
 
The equation (3.49) shows that this mode depends on how fast the device is being switched. The lower 
the frequency, the deeper the converter goes into DCVM operation. If the duty cycle is reduced the con-
verter operates safely in DCVM. Low load resistances also ensure that the converter continues in DCVM. 
One of the main disadvantages of operating the Ćuk converter is this mode is that it increases the stress 
on the switch of the converter. The voltage level is the same as the maximum voltage appearing across 
the input capacitor i.e.  
 
𝑉𝑠𝑡𝑟𝑒𝑠𝑠 =
𝑖𝐿1
𝐶1
(1 − 𝑑)𝑇𝑠 
 
(3.50) 
 
Evaluating the expression in (3.50): 
 𝑉𝑠𝑡𝑟𝑒𝑠𝑠 =
2
(1 − 𝑑𝑚𝑎𝑥)
𝑉𝐷𝐶 
 
(3.51) 
 
The equation (3.51) shows that the higher the duty cycle, the higher the stress on the switch. To accom-
modate for this, a switch that can handle high voltages would need to be used. 
 
ii. Maximum input inductor 
 
The input inductor must be large enough to reduce the ripples arising from the AC voltage. From the grid 
side, the input impedance is given by: 
 𝑟𝑖𝑛 =
𝑉𝐷𝐶
𝑖𝐿2
 
 
(3.52) 
 
From (3.45), this becomes: 
 𝑟𝑖𝑛 =
(1 − 𝑑)2
2𝑓𝑠𝐶1𝑉𝐴𝐶
 
 
(3.53) 
 
To reduce the ripples from the switching frequency the input impedance must be: 
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 𝑟𝑖𝑛 ≪
2𝜋𝐿1
𝑇ℎ
 
 
(3.54) 
 
Therefore, substituting (3.53) into (3.54) and solving for the maximum input inductor.  
 𝐿1,𝑚𝑎𝑥 ≪
1
𝐶2𝑓𝑠
2 
 
(3.55) 
 
iii. Maximum output inductor  
 
Because the input impedance doesn’t change and the condition for the input impedance also remains the 
same, the maximum output inductor becomes: 
 𝐿2,𝑚𝑎𝑥 ≪
1
𝐶2𝑓𝑠
2 
 
(3.56) 
 
3.4 Bidirectional inverter performance assessment 
 
The bidirectional inverter’s performance assessment was analysed starting with DC-AC power perfor-
mance and the AC-DC power flow performance.  
 
3.4.1 DC-AC power flow performance review 
 
To assess the performance of any inverter the following considerations must be considered. 
i. Output voltage  
 
The RMS voltage can be computed from: 
 𝑉𝐴𝐶,𝑅𝑀𝑆 = √
1
𝜋
∫𝑉𝑚
2 𝑠𝑖𝑛2(𝜔𝑡) 𝑑(𝜔𝑡)
𝜋
0
 
 
(3.57) 
 
 =
𝑉𝑚
√2
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ii. Load regulation 
 
The voltage variations must be as per power quality requirements. To determine the regulation, equation 
(3.58) is used.   
 %𝑙𝑜𝑎𝑑 =
|𝑉𝑜𝑚𝑎𝑥 − 𝑉𝑜𝑚𝑖𝑛|
𝑉𝑜𝑛𝑜𝑚
 
 
(3.58) 
 
Where 𝑉𝑜𝑚𝑎𝑥 is the output voltage at rated load current; 𝑉𝑜𝑚𝑖𝑛 is the output voltage when the load current 
is minimum and 𝑉𝑜𝑛𝑜𝑚 is the output voltage at the nominal load current.  
 
iii. Line regulation 
 
The regulation concerns variations in the input voltage.  
 %𝑙𝑖𝑛𝑒 =
|𝑉𝑣𝑚𝑎𝑥 − 𝑉𝑣𝑚𝑖𝑛|
𝑉𝑣𝑛𝑜𝑚
 
 
(3.59) 
 
Where 𝑉𝑣𝑚𝑎𝑥 is the output voltage when the input voltage is at its maximum; 𝑉𝑣𝑚𝑖𝑛 is the output voltage 
when the input voltage is at its minimum and 𝑉𝑣𝑛𝑜𝑚 is the output voltage when at the nominal input volt-
age.  
 
iv. Output voltage harmonic distortion 
 
The Fourier series analysis of any repeating waveform is given by:  
 𝑓(𝑡) =
1
2
𝑎0 +∑(𝑎ℎ cos ℎω𝑡 + 𝑏ℎ sinℎω𝑡)
∞
ℎ=1
 
 
(3.60) 
 
where: 
𝑎ℎ = ∫ 𝑓ℎ(𝑡) cos ℎω𝑡 𝑑𝜔𝑡
2𝜋
0
  
 
𝑏ℎ = ∫ 𝑓ℎ(𝑡) sinℎω𝑡 𝑑𝜔𝑡
2𝜋
0
   
 
In terms of Fourier series decomposition RMS components 𝑓ℎ(𝑡): 
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 𝐹 = (𝐹𝑜
2 +∑𝐹ℎ
2
∞
ℎ=1
)
1
2 
 
 
(3.61) 
 
For an input voltage 𝑉𝐴𝐶(𝑡) = 𝑉𝑚 sin𝜔𝑡 its decomposition is:  
 𝑉𝐴𝐶(𝑡) = √2𝑉1 sin(𝜔1𝑡 − 𝜑1) +∑√2𝑉ℎ sin(𝜔ℎ𝑡 − 𝜑ℎ)
∞
ℎ=1
 
 
(3.62) 
 
Where 𝑉1 is the RMS fundamental voltage; 𝑉ℎ is the RMS voltage from each harmonic. From equation 
(3.62), it’s clear that if the fundamental is subtracted from a function, the harmonic spectrum of the func-
tion can be obtained, i.e.   
 𝑉ℎ𝐴𝐶,𝑅𝑀𝑆 = 𝑉𝐴𝐶,𝑅𝑀𝑆 − 𝑉1𝐴𝐶,𝑅𝑀𝑆 
 
(3.63) 
 
Therefore, the Total Harmonic Distortion is given by: 
 
%𝑇𝐻𝐷 = 100 ×
√(𝑉𝐴𝐶,𝑅𝑀𝑆
2 − 𝑉1,𝑅𝑀𝑆
2 )
𝑉1,𝑅𝑀𝑆
 
 
(3.64) 
 
v. Output power factor 
 
The average power of an electrical circuit is given by: 
 𝑃 =
1
𝑇𝑠
∫ 𝑉𝐴𝐶
𝑇𝑠
0
(𝑡)𝑖𝐴𝐶(𝑡) 𝑑𝑡 
 
(3.65) 
 
 = 𝑉𝐴𝐶,𝑅𝑀𝑆𝑖𝐴𝐶,𝑅𝑀𝑆 cos𝜑1 
 
 
Where 𝜑1 is the output PF angle. From (3.65) the Power factor is therefore given by: 
 𝑃𝐹 =
𝑉1,𝑅𝑀𝑆𝑖1.𝑅𝑀𝑆
𝑉𝐴𝐶,𝑅𝑀𝑆𝑖𝐴𝐶,𝑅𝑀𝑆
 
 
(3.66) 
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This output power factor indicates how much real power is delivered to the AC load output.  
 
3.4.2 AC-DC power flow Performance review 
 
Bidirectional inverters operate as normal inverters as they convert DC power into AC power. During AC-
DC power conversion however, they operate as PWM line frequency rectifies. Their performance was 
analysed. 
 
i. Effect of the AC source inductance on the DC output voltage 
 
Since the bidirectional inverter operates as PWM rectifier during reverse AC-DC power flow, it is affected 
similarly to a rectifier. Figure 3-1 shows that the AC source has a source inductance – as with any AC 
source – as such, the output voltage of the unfolding bridge body diodes will be: 
 
 
𝑉𝐷?̂? =
1
𝜋
(∫𝑉𝑚𝑠𝑖𝑛𝜔𝑡
𝜋
0
𝑑(𝜔𝑡) − ∫𝑉𝑚𝑠𝑖𝑛𝜔𝑡
𝛿
0
𝑑(𝜔𝑡)) 
 
 
(3.67) 
 
Where 𝛿 is the dead band interval. Evaluating the integral: 
 
𝑉𝐷?̂? =
2𝑉𝑚
𝜋
−
1
𝜋
𝑉𝑚(1 − cos(𝛿)) 
 
 
(3.68) 
 
To analyse the effects of this inductance, a constant DC load current is assumed. All diodes have a small 
turn-on voltage, assuming a fast recovery time of the diode, the transition from OFF-ON is instantaneous. 
This turn-on voltage results in dead bands in the rectified voltage at zero crossings. But when a source 
inductance is present, it prevents the current from instantaneously rising to the load current instead, the 
current rises gradually as shown in Figure 3-21. This increases the dead bands of the rectified voltage, 
thereby lowering the output voltage.  
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Figure 3-21 Effect of source inductance on the unfolding bridge output 
 
To solve for the term cos(𝛿), the dead band intervals were evaluated. During the dead bands, the voltage 
induced across the source inductance is given by:  
 
𝑣𝐿𝑠 = 𝐿𝑠
𝑑𝑖𝑠
𝑑𝑡
= 𝑉𝑚𝑠𝑖𝑛𝜔𝑡 
 
 
(3.69) 
 
Where, 𝑉𝑚𝑎𝑥 is the grid peak voltage and 𝜔 is the grid fundamental frequency. Integrating both sides of 
the equation from 0 to until max load current is reached across the diode, gives: 
 
 
∫𝑉𝑚𝑠𝑖𝑛𝜔𝑡
𝛿
0
𝑑(𝜔𝑡) = 𝜔𝐿𝑠∫ 𝑑𝑖𝑠
𝑖𝐷𝐶
0
 
 
 
(3.70) 
 
Where 𝑖𝐷𝐶  is the maximum load current. Evaluating the integral:  
 
 
𝑉𝑚(1 − cos(𝛿)) = 𝜔𝐿𝑠𝑖𝐷𝐶  
 
 
(3.71) 
 
Simplifying the expression: 
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cos(𝛿) = 1 −
𝜔𝐿𝑠𝑖𝐷𝐶
𝑉𝑚
 
 
 
(3.72) 
 
Substituting (3.72) into (3.68): 
 
𝑉𝐷?̂? =
2𝑉𝑚
𝜋
(1 −
𝜔𝐿𝑠𝑖𝐷𝐶
𝑉𝑚
) 
 
 
(3.73) 
 
From equation (3.28), the DC output voltage is then: 
 𝑉𝐷𝐶(𝑖𝐷𝐶) =
2𝑑𝑚𝑖𝑛𝑉𝑚
(1 − 𝑑𝑚𝑖𝑛)𝜋
(1 −
𝜔𝐿𝑠𝑖𝐷𝐶
𝑉𝑚
) 
 
(3.74) 
 
Equation (3.74) shows that if the inverter is operating at full load, the output voltage will be at its lowest 
and if the grid voltage fluctuates, the output DC voltage will be at its lowest. Figure 3-22 shows graphically 
the DC output voltage as a function of the load current. The load current was swept from zero to a maxi-
mum battery charging current of 12A. The peak AC voltage was kept constant at √2220𝑉. The AC source 
inductance was sized at 5𝑚𝐻. The minimum duty cycle was kept at 19.20% as required to step down the 
peak AC voltage to 74V, to charge a 60V battery.   
 
 
Figure 3-22 Effect of source inductance on the output DC charging voltage 
 
The relationship between the charging DC voltage and load current under the influence of the AC source 
inductance is linear. The DC voltage is maximum when the load current is zero and minimum when the 
load current is maximum. This is because the more load strain is exerted on the system, the higher the 
current drawn from the AC source which increases the voltage drop across the source inductor.  
 
DC Load current 
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ii. Unfolding bridge output efficiency 
 
The efficiency at the output of the unfolding bridge is given by: 
 𝑒𝑓𝑓 =
𝑖𝐷𝐶
2 𝑅𝑐
𝑖𝐴𝐶,𝑅𝑀𝑆
2 (𝑅𝑓 + 𝑅𝑐)
 
 
(3.75) 
 
Where 𝑅𝑐 is the Ćuk converter output impedance seen by the diode bridge; 𝑅𝑓 is the diode forward re-
sistance.  But the DC current is equivalent to: 
 𝑖𝐷𝐶 =
2𝑖𝑚
𝜋
 
 
(3.76) 
 
And: 
 𝑖𝐴𝐶 =
𝑖𝑚
√2
 
 
(3.77) 
 
Therefore, from (3.75), (3.76) and (3.77): 
 𝑒𝑓𝑓 =
2√2
𝜋
(
𝑅𝑐
𝑅𝑓 + 𝑅𝑐
) 
 
(3.78) 
 
Therefore, during AC-DC power flow the efficiency will be maximum at 81.2%. The total efficiency will be 
product of the diode bridge efficiency and the converter stage efficiency since they are cascaded. This will 
be shown in detail in section 3.7.4ii.  
 
iii. Line current total harmonic distortion 
 
With any rectifier, there is a distortion in the line current drawn from the AC supply. The line voltage does 
not exhibit this phenomenon. The line current waveform can be expressed as follows: 
 𝑖𝐴𝐶,𝑅𝑀𝑆 = 𝑖1,𝑅𝑀𝑆 + ∑ 𝑖ℎ,𝑅𝑀𝑆
∞
ℎ=2𝑖+1
 
 
(3.79) 
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Where 𝑖1,𝑅𝑀𝑆 is the fundamental frequency RMS value; 𝑖ℎ,𝑅𝑀𝑆 the odd harmonics RMS of the current; ℎ 
the odd harmonic number; 𝑖 = 1,2,3. . . . ..  
 
This then evaluates to: 
 𝑖𝐴𝐶,𝑅𝑀𝑆 = √2𝑖1,𝑅𝑀𝑆 sin(𝜔1𝑡) + ∑ √2𝑖ℎ,𝑅𝑀𝑆
∞
ℎ=2𝑖+1
sin(𝜔ℎ𝑡) 
 
(3.80) 
 
The expression above shows that if the drawn current has no harmonics, it will only have the fundamen-
tal, which is purely sinusoidal. 
 
𝑇𝐻𝐷% =
100√𝑖𝐴𝐶,𝑅𝑀𝑆
2 − 𝑖1,𝑅𝑀𝑆
2
𝑖1,𝑅𝑀𝑆
 
 
(3.81) 
 
 
For practical implementation the THD should be less than 8% as per power quality requirements.  
 
iv. Input power factor 
 
The distortion in the input current causes the power factor to drop from unity. This leads to traditional 
rectifiers having a poor power factor. The power factor can be calculated by considering the Displacement 
Power Factor (DPF) which is the phase difference between the supply voltage and fundamental frequency 
of the line current.  
 𝑃𝐹 = 𝐷𝑃𝐹
𝑖1,𝑅𝑀𝑆
𝑖𝐴𝐶,𝑅𝑀𝑆
 
 
(3.82) 
 
If the phase difference between the supply voltage and fundamental current waveform is 0, The DPF is 1 
since the cosine of zero is one.  
 
3.5 Effects of switching dead-time  
 
The Ćuk inverter uses 6 switches: 2 in the converter stage and 4 in the unfolding stage. As such, an anal-
ysis of the dead-time inserted in the switches and its effects were analysed. 
 
59 
 
3.5.1 Signal analysis 
 
Considering the inverter shown in Figure 3-1, switches 𝑆𝑎 and 𝑆𝑏 during the converter stage, are conju-
gates – when one is ON the is OFF and vice versa; and 𝑆𝑑 , 𝑆𝑒 and 𝑆𝑐 , 𝑆𝑓 during the unfolding stage, are also 
conjugates, as such – there is an instant in time where the switch signals overlap, and they are both in 
their ON state.  
 
 
Figure 3-23 Ćuk Inverter converter stage switches dead-time insertion 
 
Figure 3-23 shows how conjugate signals switch. As the first signal goes from ON to OFF, the second signal 
switches from OFF to ON and they overlap. The current at the drain of the switch will have a large spike 
during switch OFF – known as shoot-through – which can damage switches. This occurs because of the 
switches being in their OFF-state at the same instant momentarily. If this is compensated for, the short 
circuiting during this time, can damage the switches due to the large collector current. To prevent this, 
dead time is introduced in the switching signals. It is a time delay, 𝑡𝑑 in the signals that ensures that there 
is no overlap between complementing signals. Although it prevents shoot through, it presents some is-
sues to the design that will be analysed. Since during DC-AC power flow all six switches are used, the 
analysis focused on the effects of dead time on the AC output voltage.  
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3.5.2 Converter stage dead-time effects on the AC output voltage 
 
The signals in Figure 3-24 show the input and output inductor voltages with dead time inserted.  
 
Figure 3-24 Inductor voltages with dead-time inserted  
 
The inductor voltages show losses associated with the dead time. The effects on the RMS output voltage 
and its %THD are analysed. 
 
i. Effects on the RMS output voltage 
 
To analyse the effects of this dead time on the output AC voltage, equation (3.1) was considered. From 
the equation, the RMS output voltage can be obtained using equation (3.57) as: 
 𝑉𝐴𝐶,𝑅𝑀𝑆 = −
𝑉𝐷𝐶
√2
(
𝑑𝑚𝑎𝑥
1 − 𝑑𝑚𝑎𝑥
) 
 
(3.83) 
 
The dead time 𝑡𝑑 shown in Figure 3-24 contributed to a loss in duty cycle in both the ON and OFF states. 
This duty cycle loss is given by: 
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 𝑑𝑠 =
𝑡𝑑
𝑇𝑠
 
 
(3.84) 
 
The inverter operates in CICM and using the positive instantaneous inductor current mode as will be 
operated, the average inductor voltage is given by zero therefore, from Figure 3-24, the inductor voltage 
intervals can be described as follows: 
 
 ∫ 0
𝑑𝑠𝑇𝑠
0
𝑑𝑡 + ∫ 𝑉𝐷𝐶 𝑑𝑡
𝑑𝑇𝑠
𝑑𝑠𝑇𝑠
+∫ (𝑉𝐷𝐶 − 𝑉𝑐1) 𝑑𝑡
𝑇𝑠
𝑑𝑇𝑠
= 0 
 
(3.85) 
 
 
Evaluating the summation integrals: 
 (𝑑 − 𝑑𝑠)𝑉𝐷𝐶𝑇𝑠 + (𝑉𝐷𝐶 − 𝑉𝑐1)(1 − 𝑑)𝑇𝑠 = 0 
 
(3.86) 
 
Simplifying the expression (3.86) the capacitor voltage: 
 𝑉𝑐1 = 𝑉𝐷𝐶
𝑑𝑠 − 1
𝑑 − 1
 
 
(3.87) 
 
For the output inductor voltage 𝑣𝐿2: 
 ∫ 0
𝑑𝑠𝑇𝑠
0
𝑑𝑡 + ∫ (𝑉𝐷?̂? − 𝑉𝑐1) 𝑑𝑡
𝑑𝑇𝑠
𝑑𝑠𝑇𝑠
+∫ 𝑉𝐷?̂? 𝑑𝑡
𝑇𝑠
𝑑𝑇𝑠
= 0 
 
(3.88) 
 
Evaluating the integral in (3.88): 
 (𝑑 − 𝑑𝑠)(𝑉𝑐1 − 𝑉𝐷?̂?)𝑇𝑠 + 𝑉𝐷?̂?(1 − 𝑑)𝑇𝑠 = 0 
 
(3.89) 
 
Simplifying the expression above: 
 𝑉𝑐1 = 𝑉𝐷?̂?
𝑑 − 𝑑𝑠
𝑑 − 1
 
 
(3.90) 
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From the coupling capacitor voltages in (3.87) and (3.90), the voltage transfer ratio can be obtained to 
be: 
 
𝑉𝐷?̂?
𝑉𝐷𝐶
=
𝑑 − 𝑑𝑠
1 − 𝑑
 
 
(3.91) 
 
The RMS output voltage as a function of the duty cycle dead time, using (3.57) can therefore be obtained 
as:  
 𝑉𝐴𝐶,𝑅𝑀𝑆(𝑑𝑠) =
𝑉𝐷𝐶
√2
(
𝑑𝑚𝑎𝑥 − 𝑑𝑠
1 − 𝑑𝑚𝑎𝑥
) 
 
(3.92) 
 
The equation (3.92) shows how the dead time affects the peak amplitude of the output voltage. The power 
quality for the inverter as specified using the EN 501060 standard, requires the RMS magnitude to be 
±10% of 220𝑉 – which is 198𝑉 or higher in this case. As such, the graph in Figure 3-25 shows the RMS 
output voltage as a function of the dead time within the voltage regulation range.  
 
 
Figure 3-25 RMS output voltage as a function of the dead time duty cycle 
 
The relationship between the voltage and dead time duty is linear in this region. As the dead time inserted 
into switches increases, the RMS output voltage decreases linearly until it falls below the regulation 
range. The dead time duty cycle where the voltage falls below the regulation range is 0.079, which – using 
equation (3.84) – is a dead time of 3.95𝜇𝑠. Therefore, theoretically the dead time chosen for the converter 
stage switches must be less than this.  
 
Duty cycle  
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ii. Effects on the total harmonic distortion 
 
The harmonic distortion at the output voltage, as described by equation (3.64), is considered as the dead 
time varies from 0 until the %THD rises above the requirement. Substituting equation (3.92) into equa-
tion (3.64)gives: 
 
 
%𝑇𝐻𝐷(𝑑𝑠) = 100 ×
√(
𝑉𝐷𝐶
√2
(
𝑑𝑚𝑎𝑥 − 𝑑𝑠
1 − 𝑑𝑚𝑎𝑥
)
2
− (
𝑉𝑚
√2
)
2
)
𝑉𝑚
√2
 
 
(3.93) 
 
 
The equation above shows the percentage THD as a function of the dead time duty cycle. The DC voltage 
was kept at 60𝑉 and the peak AC voltage 𝑉𝑚 was kept at 311.12𝑉 and lastly the maximum duty cycle was 
kept at 0.84. The graphical analysis in Figure 3-26, shows the %THD of the output voltage within the 
range of the EN 501060 standard of < 8%.  
 
 
 
Figure 3-26 %THD as a function of the dead time duty cycle 
 
The %THD initially rises steeply with a non-linear relationship as the dead time duty cycle increases. It 
then increases linearly until it is beyond the 8% mark at a dead time duty cycle of 0.0213 which – using 
equation (3.84) is a dead time of 1.065𝜇𝑠. This dead time is less than that of the RMS requirement mean-
ing that the dead time affects the power quality requirement of the THD more.  
 
 
Duty cycle  
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3.5.3 Unfolding stage dead time effects on the AC output voltage 
 
The effects of dead time in the unfolding stage was assessed. When a sinusoidal signal passes through the 
bridge, it also appears with dead time as shown. 
 
 
Figure 3-27 Unfolding bridge dead time effects on output voltage of Ćuk inverter 
 
The sinusoidal output voltage shown in Figure 3-27 had a dead band of the same time as the dead time. 
This output voltage is obviously no longer purely sinusoidal, which in turn affects the harmonics of the 
output voltage. It also lowers the RMS value of the output voltage which in turn lowers the power at the 
output. These were discussed in detail. 
 
i. Effects on the RMS output value 
 
The RMS voltage at the output decreases. To analyse the RMS changes, a single AC voltage period from 
Figure 3-27 was analysed.  
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Figure 3-28 Single output voltage period showing dead time effects 
 
For a given sinusoidal voltage shown in Figure 3-28 where 𝑇ℎ is the grid fundamental period, the RMS of 
the voltage, from (3.57) and by using the trigonometric identity: 
 𝑠𝑖𝑛2(𝜔𝑡) =
1 − cos (2𝜔𝑡)
2
 
 
(3.94) 
 
And substituting (3.94) into (3.57), using the intervals from Figure 3-31, the equation becomes: 
 
 𝑉𝐴𝐶,𝑅𝑀𝑆 =
√
  
  
  
  
  
𝑉𝑚
2
𝑇ℎ
 
(
 
 
∫ 0
𝑡𝑑
0
𝑑(𝜔𝑡) + ∫  
1 − cos(2𝜔𝑡)
2
𝑑(𝜔𝑡)
𝑇ℎ
2
𝑡𝑑
)
 
 
 
 
(3.95) 
 
 
Evaluating the integral in (3.95): 
 
 𝑉𝐴𝐶,𝑅𝑀𝑆 =
√
  
  
  
  
  
𝑉𝑚
2
𝑇ℎ
(
 
 
∫  
1
2
𝑑(𝜔𝑡) − ∫
cos(2𝜔𝑡)
2
 𝑑(𝜔𝑡)
𝑇ℎ
2
𝑡𝑑
𝑇ℎ
2
𝑡𝑑
)
 
 
 
 
(3.96) 
 
 
Finally, the RMS voltage as a function of dead time becomes:    
 
 𝑉𝐴𝐶,𝑅𝑀𝑆(𝑡𝑑) =
𝑉𝑚
√2𝑇ℎ
√(
𝑇ℎ
2
− 𝑡𝑑) +
sin (2𝑡𝑑)
2
 
 
(3.97) 
 
 
The equation (3.97) above shows the RMS output voltage as a function of dead time. When the dead time 
is zero, the voltage RMS reduces to the ideal expression i.e. Substituting 𝑡𝑑 = 0 into (3.97) gives: 
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𝑉𝐴𝐶,𝑅𝑀𝑆(0) =
𝑉𝑚
√2𝑇ℎ
√(
𝑇ℎ
2
− 0) +
sin (0)
2
 
 
𝑉𝐴𝐶,𝑅𝑀𝑆(0) =
𝑉𝑚
√2
 
 
To illustrate the effect of dead time on the RMS, the function was plotted for a sinusoid of an amplitude 
of 311.23𝑉. The range of dead time was chosen such that the output voltage lies within the required volt-
age regulation range.   
 
 
 
Figure 3-29 RMS output voltage as function of dead time 
 
The graph in Figure 3-29 shows that the RMS voltage decreases with increasing dead time. When the 
dead time is zero the RMS is maximum 220𝑉. When the dead time is half a period at 𝜋 radians (which is 
180𝑜), the RMS voltage is zero i.e. when the dead time is maximum the output voltage is would be zero. 
This is important when designing as the dead should be as small as possible but also enough to ensure 
that switching signals do not overlap. When the output voltage falls below the regulation range the dead 
time is 1.52𝑚𝑠. This dead time is much higher than the dead time required during the converter stage i.e. 
it would take a larger dead time value during the unfolding stage for the output voltage to fall below the 
regulation range. Theoretically, the dead time chosen and inserted into the unfolding stage section should 
not affect the RMS voltage significantly, since the dead time inserted into switches is normally below 5𝑢𝑠.  
 
 
Dead time (𝑟𝑎𝑑)  
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ii. Effects on the total harmonic distortion 
 
The dead time at the unfolding stage will also have a significant effect on the THD at the output. To analyse 
this effect, equation (3.64) was considered. Taking equation (3.97) and substituting it into equation 
(3.64) gives: 
 
 
%𝑇𝐻𝐷(𝑡𝑑) = 100 ×
√((
𝑉𝑚
√2𝑇ℎ
√(
𝑇ℎ
2 − 𝑡𝑑) +
sin(2𝑡𝑑)
2 )
2
− (
𝑉𝑚
√2
)
2
)
𝑉𝑚
√2
 
 
(3.98) 
 
 
Equation (3.70) shows the %THD as a function of dead time. Plotting the equation within the required 
THD range for graphical analysis, yielded the following:  
 
 
Figure 3-30 Dead time effects on the %THD at the output voltage 
 
Figure 3-30 shows that the relationship between %THD and the dead time non-linear. The %THD rises 
steeply from zero before showing a linear region. The dead time when the %THD rises above the required 
8%, is 63.66𝜇𝑠. Therefore, the dead time required to meet the %THD requirement is much lower than 
the dead time required to meet the voltage regulation requirement – this was also the case with the con-
verter stage dead time. This is because of the steep rise in THD during the non-linear region. The dead 
time inserted into the unfolding stage also should not affect the THD significantly.   
The theoretical maximum dead time required to meet the voltage RMS and THD power quality require-
ments from both the converter stage and unfolding bridge was compared in Table 3-1.  
 
Dead time (𝑟𝑎𝑑)  
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Table 3-1 Maximum dead time during converter stage and unfolding bridge required to meet the output voltage and 
THD power quality requirements 
 Output voltage 
dead time (𝝁𝒔) 
THD dead time 
(𝝁𝒔) 
Converter Stage 3.95 1.07 
Unfolding Bridge 1520 63.66 
 
 
The converter stage maximum dead time is shown to be much lower than that of the unfolding bridge 
because of the much lower frequency of the unfolding bridge. The THD maximum is shown to be lower 
than the voltage maximum dead time during both converter stage and unfolding stage. This is because of 
the non-linear relationship that the THD has with dead time compared to the linear relationship that the 
output voltage has with the dead time.  
 
3.6 Parasitic effect on the inverter’s power transfer 
 
The parasitic elements have been shown to impact the power transfer of power converters. They limit 
the transfer ratio depending on how many parasitic elements there are in the circuit. The Ćuk inverter 
has 3 parasitic elements sources: 2 inductors, 2 capacitors and 6 switches. Studies have shown that the 
parasitic resistance in an inductor is the dominant parasitic element over the capacitor and switch para-
sitic resistances. Therefore, only the inductor’s parasitic effects will be considered. 
 
The following assumptions were made in the analysis: 
 
• Capacitor and switches ESR’s are negligible 
 
• The capacitor currents average current is zero 
 
• The coupling capacitor was large enough such that the voltage appearing it was constant 
 
3.6.1 Mathematical analysis 
 
The parasitic equivalent circuit for analysis is shown in Figure 3-31.  
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Figure 3-31 Ćuk converter equivalent circuit for parasitic gain analysis 
 
Using the duty cycle as a time averaging factor, a clockwise loop for loop 1 and an anti-clockwise loop for 
loop 2, the voltage appearing across the DC and pseudo DC voltages can be defined as follows: 
 𝑉𝐷𝐶 = 𝑣𝐿1̅̅ ̅̅ + 𝑉𝑠𝑎̅̅ ̅̅  
 
(3.99) 
 
For the DC voltage and: 
 𝑉𝐷?̂? = 𝑉𝑠𝑏̅̅ ̅̅ − 𝑣𝐿2̅̅ ̅̅  
 
(3.100) 
 
For the pseudo DC voltage. The average voltage appearing across the switch 𝑆𝑎:  
 𝑉𝑠𝑎̅̅ ̅̅ =
1
𝑇𝑠
(∫ (𝑉𝐷𝐶 − 𝑉𝐷𝐶)𝑑𝑡
𝑑𝑇𝑠
0
+∫ (𝑉𝐷𝐶 − (𝑉𝐷𝐶 − 𝑉𝑐1)𝑑𝑡
𝑇𝑠
𝑑𝑇𝑠
) 
 
(3.101) 
 
Evaluating the integral gives: 
 𝑉𝑠𝑎̅̅ ̅̅ = (𝑉𝐷𝐶 − 𝑉𝐷𝐶)𝑑 + (1 − 𝑑)𝑉𝑐1 
 
(3.102) 
 
Therefore from (3.102) the voltage appearing across switch 𝑆𝑎 is given by (3.103) : 
 𝑉𝑠𝑎̅̅ ̅̅ = (1 − 𝑑)𝑉𝑐1 
 
(3.103) 
 
Solving for the average voltage appearing across the switch 𝑆𝑏: 
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 𝑉𝑠𝑏̅̅ ̅̅ =
1
𝑇𝑠
(∫ (𝑉𝐷?̂? − (𝑉𝑐1 − 𝑉𝐷?̂?)𝑑𝑡
𝑑𝑇𝑠
0
+∫ (𝑉𝐷?̂? − 𝑉𝐷?̂?)𝑑𝑡
𝑇𝑠
𝑑𝑇𝑠
) 
 
(3.104) 
 
Evaluating the integral in (3.104) gives: 
 𝑉𝑠𝑏̅̅ ̅̅ = 𝑑𝑉𝑐1 + (𝑉𝐷?̂? − 𝑉𝐷?̂?)(1 − 𝑑) 
 
(3.105) 
 
Therefore from (3.105), the voltage appearing across switch 𝑆𝑏 is given by (3.106):  
 𝑉𝑠𝑏̅̅ ̅̅ = 𝑑𝑉𝑐1 
 
(3.106) 
 
The average inductor voltage for the input inductor is given by (3.107): 
 𝑣𝐿1̅̅ ̅̅ = 𝑖𝐿1̅̅ ̅̅ 𝑟𝐿1 
 
(3.107) 
 
Where 𝑖𝐿1̅̅ ̅̅  the average input inductor voltage. From the coupling capacitor current: 
 (1 − 𝑑)𝑖𝐿1̅̅ ̅̅ = 𝑑𝑖𝐴𝐶  
 
(3.108) 
 
Solving (3.108) for the input inductor current: 
 𝑖𝐿1̅̅ ̅̅ = −𝑑
𝑖𝐴𝐶
(1 − 𝑑)
 
 
(3.109) 
 
Substituting for the output current in (3.109) the equation becomes:  
 𝑖𝐿1̅̅ ̅̅ = −𝑑
𝑉𝐷?̂?
𝑅𝐿(1 − 𝑑)
 
 
(3.110) 
 
And substituting (3.110) into (3.107) the average input inductor voltage is given by (3.111): 
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 𝑣𝐿1̅̅ ̅̅ = −𝑑
𝑉𝐷?̂?𝑟𝐿1
𝑅𝐿(1 − 𝑑)
 
 
(3.111) 
 
The average output inductor voltage is given by: 
 𝑣𝐿2̅̅ ̅̅ = 𝑖𝐿2̅̅ ̅̅ 𝑟𝐿2 
 
(3.112) 
 
Where 𝑖𝑙2̅̅ ̅ the average output inductor voltage and is equal to the output current, therefore (3.112) be-
comes: 
 𝑣𝐿2̅̅ ̅̅ =
𝑉𝐷?̂?𝑟𝐿2
𝑅𝐿
 
 
(3.113) 
 
Using the input and output voltage equations and substituting the parameters i.e. substituting the equa-
tions (3.103) and (3.111) into (3.99) the input voltage becomes: 
 𝑉𝐷𝐶 = −𝑑
𝑉𝐷?̂?𝑟𝐿1
𝑅𝐿(1 − 𝑑)
+ (1 − 𝑑)𝑉𝑐1 
 
(3.114) 
 
Substituting (3.106) and (3.113) into (3.100) the output voltage becomes: 
 𝑉𝐷?̂? = 𝑑𝑉𝑐1 −
𝑉𝐷?̂?𝑟𝐿2
𝑅𝐿
 
 
(3.115) 
 
Solving (3.114) and (3.115) for the coupling capacitor voltage 𝑉𝑐1 and equating the equations gives: 
 
 
𝑉𝐷𝐶 + 𝑑
𝑉𝐷?̂?𝑟𝐿1
𝑅𝐿(1 − 𝑑)
(1 − 𝑑)
=
𝑉𝐷?̂? +
𝑉𝐷?̂?𝑟𝐿2
𝑅𝐿
𝑑
 
 
(3.116) 
 
 
Solving the equation (3.116) for the converter stage voltage transfer ratio as a function of the duty cycle: 
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𝑉𝐷?̂?
𝑉𝐷𝐶
(𝑑) =
𝑑
(1 − 𝑑)𝑟𝐿2
𝑅𝐿
+
𝑑2𝑟𝐿1
(1 − 𝑑)𝑅𝐿
+ (1 − 𝑑)
 
 
(3.117) 
 
 
The inverter voltage transfer ratio after the unfolding stage is then given by: 
 
 
𝑉𝐴𝐶
𝑉𝐷𝐶
(𝑑) =
{
 
 
 
 
 
 
𝑑
(1 − 𝑑)𝑟𝐿2
𝑅𝐿
+
𝑑2𝑟𝐿1
(1 − 𝑑)𝑅𝐿
+ (1 − 𝑑)
,      𝑉𝐴𝐶 > 0
 
 
𝑑
(1 + 𝑑)𝑟𝐿2
𝑅𝐿
+
𝑑2𝑟𝐿1
(1 + 𝑑)𝑅𝐿
+ (1 + 𝑑)
,        𝑉𝐴𝐶 ≤ 0
 
 
 
(3.118) 
 
 
If the ESRs for both inductors (𝑟𝐿2 and 𝑟𝐿1) are 0, then the equation (3.117) becomes:  
 
𝑉𝐷?̂?
𝑉𝐷𝐶
(𝑑) = −
𝑑
(1 − 𝑑)(0)
𝑅𝐿
+
𝑑2(0)
(1 − 𝑑)𝑅𝐿
+ (1 − 𝑑)
 
 
Which gives: 
 
𝑉𝐷?̂?
𝑉𝐷𝐶
(𝑑) = −
𝑑
(1 − 𝑑)
 
 
Which gives the ideal converter stage voltage transfer ratio which shows that the gain depends on the 
ratio between the ESR resistances and the Load Resistance. It also shows that input inductor ESR 𝑟𝐿1 
affects the gain more than the output inductor ESR 𝑟𝐿2 this is because the input current is generally larger 
than the output current.   
 
3.6.2 Graphical analysis 
 
To visualise the effects of the ESR resistance on the gain, the voltage transfer ratio in (3.90) was plotted 
against the duty cycle for various ratios of load-ESR.  
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Figure 3-32 Voltage transfer ratio at various load-ESR ratios 
 
From Figure 3-32, the load-ESR ratio is given by (3.119): 
 𝑅 =
𝑅𝐿
(𝑟𝐿1 + 𝑟𝐿2)
 
 
(3.119) 
 
The curve shown in blue shows the ideal case with no ESR resistances; this was also shown in Figure 3-9. 
It is shown to be infinite and does not converge like the other curve. The green curve is when the ratio is 
10 and it peaks at ±2.1. The black curve is when the ratio is 100 and the curve peaks at ±5.3. The curve 
in red has a ratio of 1000 and peaks at ±15.6. The curves show that theoretically, if the ratio of load to 
ESR is large, the gain of the system improves.  
 
From equation (3.117) the input inductor’s parasitic resistance affects the gain more than the output 
inductor’s parasitic resistance. The effects are shown in Figure 3-33 where the output inductor parasitic 
resistance was kept constant and the input inductor’s parasitic resistance varied in factors of 10 from 
700𝜇Ω to 70𝑚Ω ohms; the load resistor was kept constant at 100Ω and output inductor’s ESR was kept 
constant at 100𝑚Ω.  
 
 
 
𝑽𝑨𝑪
𝑽𝑫𝑪
 
𝒅𝑼𝒃 
𝑅 = 10 
𝑅 = 100 
𝑅 = 1000 
𝑅 = 𝑖𝑛𝑓 
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Figure 3-33 Voltage transfer ratio at varying input inductor ESR and constant load and output inductor ESR 
 
Figure 3-33 shows that the gain drastically changes as the input inductor’s ESR decreases. This is because 
the input current is larger than output current. This will lead to larger losses at the input ESR than at the 
output ESR. The output ESR was now varied from 1𝑚Ω in factors of 10 to 100𝑚Ω; the load resistor kept 
constant at 100Ω and input inductor’s ESR constant at 70𝑚Ω.  
 
 
Figure 3-34 Voltage transfer ratio at varying output inductor ESR and constant Load and input inductor ESR 
 
Figure 3-34 shows that all 3 curves are similar with almost no change as the output inductor ESR is varied. 
This was established from the equation derived.  
𝑽𝑨𝑪
𝑽𝑫𝑪
 
𝒅𝑼𝒃 
𝑟𝐿1 = 70𝑚Ω 
𝑟𝐿1 = 7𝑚Ω 
𝑟𝐿1 = 700µΩ 
 
𝑽𝑨𝑪
𝑽𝑫𝑪
 
𝒅𝑼𝒃 
𝑟𝐿2 = 100𝑚Ω 
𝑟𝐿2 = 10𝑚Ω 
𝑟𝐿2 = 1𝑚Ω 
75 
 
 
3.7 Loss and efficiency analysis 
 
The losses associated with the inverter can be attributed to the parasitic elements of the circuit. There 
are both switching and conduction losses.  
 
3.7.1 Switch losses 
 
The inverter has six switches that work together and the losses in each of them is discussed. The switches 
dissipate power during 4 stages: at switch ON, at switch OFF, during OFF-ON and during ON-OFF.  
 
i. Switching losses 
 
During switch OFF-ON, there is an overlap as the voltage falls off and current rising and power is dissi-
pated. Finally, during ON-OFF, as the voltage rises and the current decaying there is also an overlap which 
results in losses. During OFF-ON, the power losses were analysed [22].  
 𝑃𝑐(𝑜𝑛) =
1
2
𝑉𝑖𝑛𝑖𝑜𝑓𝑡𝑐(𝑜𝑛) 
 
(3.120) 
 
For the converter stage switches 𝑆𝑎 and 𝑆𝑏 the frequency 𝑓 is 𝑓𝑠, during DC-AC power flow,  𝑉𝑖𝑛 is 𝑉𝐷𝐶 and 
during AC-DC power flow, 𝑉𝑖𝑛 is 𝑉𝐴𝐶,𝑝𝑒𝑎𝑘. For the unfolding bridge switches 𝑆𝑐𝑆𝑑𝑆𝑒𝑆𝑓 the frequency is 
used 𝑓ℎ and 𝑉𝑖𝑛 is 𝑉𝐴𝐶,𝑝𝑒𝑎𝑘. Where 𝑡𝑐(𝑜𝑛) is comprised of the overlap between the voltage fall time and the 
current rise time. During the transition between ON-OFF state the losses are also given by the area sub-
tended by the waveforms:  
 𝑃𝑐(𝑜𝑓𝑓) =
1
2
𝑉𝑖𝑛𝑖𝑜𝑓𝑡𝑐(𝑜𝑓𝑓) 
 
(3.121) 
 
Where 𝑡𝑐(𝑜𝑓𝑓) is comprised of the overlap between the voltage rise time and the current rise time.  
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ii. Conduction losses 
 
During the ON-state of switch, there is a small voltage which also constitutes losses: 
 𝑃𝑜𝑛 = 𝑉𝑜𝑛𝑖𝑜
𝑡𝑜𝑛
𝑇
+ 𝑖𝑜
2𝑟𝑑𝑠 (
𝑉𝑖𝑛
𝑉𝑜
) 
 
(3.122) 
 
Where 𝑉𝑜𝑛 is the switch’s ON-state voltage; 𝑟𝑑𝑠 the drain to source resistance. During switch OFF, if there 
is a small leakage current due to parasitic elements: 
 𝑃𝑜𝑓𝑓 = 𝑉𝑖𝑛𝑖𝑜𝑓𝑓
𝑡𝑜𝑓𝑓
𝑇
 
 
(3.123) 
 
Where 𝑖𝑜𝑓𝑓 is the leakage current of the switch when it is OFF.  
 
3.7.2 Inductor losses 
 
For both the input and output inductors, the losses are given by: 
 𝑃𝐿 = 𝑖𝐿
2𝑟𝐿 
 
(3.124) 
 
Where 𝑟𝐿 is the individual inductor ESR resistance.  
 
3.7.3 Capacitor losses  
 
Both the input and output capacitors have: 
 𝑃𝐿 = 𝑖𝐿
2𝑟𝐿 
 
(3.125) 
 
Where 𝑖𝑐,𝑅𝑀𝑆 is the RMS current across each of the input and output capacitors 𝐶1 and 𝐶2 respectively; 𝑟𝐶  
the capacitors’ ESR resistance.  
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3.7.4 Efficiency analysis 
 
The expected efficiency during both AC-DC and DC-AC power flows was analysed and calculated using 
the equations derived.  
 
i. DC-AC power flow inverter efficiency 
 
From Figure 3-4, the efficiency of the inverter can be determined by taking the output power divided by 
the input power or by subtracting the power loss from the input power: 
 𝑒𝑓𝑓 =
𝑉𝑑𝑐𝑖𝑑𝑐 − 𝑃𝑙𝑜𝑠𝑠𝑒𝑠
𝑉𝑑𝑐𝑖𝑑𝑐
 
 
(3.126) 
 
The power losses were computed equations (3.120) – (3.125). Based on the specifications of the inverter 
and the switching parameters, the expected efficiency during DC-AC power flow using the equation above 
was calculated to be: 
 
𝑒𝑓𝑓 = 96.16% 
 
The efficiency value shown above is within the accepted standard for high efficiency switch mode power 
supplies. 
 
ii. AC-DC power flow inverter efficiency 
 
During AC-DC power flow, the efficiency is the product of the diode bridge efficiency and the converter 
stage efficiency from Figure 3-13. The diode bridge efficiency was analysed in (3.86). From the coupling 
capacitor 𝐶1 current: 
 𝑖𝐿2̅̅ ̅̅ = −𝑑
𝑖𝐿1̅̅ ̅̅
(1 − 𝑑)
 
 
(3.127) 
 
Where, in this case 𝑖𝐿2̅̅ ̅̅  is equivalent to the continuous time-average rectified current drawn from the AC 
supply into the Ćuk converter. The average inductor current 𝑖𝐿1̅̅ ̅̅  is the same as the DC load current re-
quired to charge the battery. Since during this power flow, the AC voltage is stepped down, the AC current 
is smaller than the DC current. Therefore, assuming a maximum battery charging current of 12𝐴 for a 
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60𝑉 battery from a 311.23𝑉 peak AC source; the continuous-time averaged duty cycle 𝑑 is 0.16. Hence, 
the load current drawn from the supply is 1.62𝐴 RMS. The load 𝑅𝐿 seen by the rectifier is then 135.80Ω. 
The diode resistance 𝑟𝐹 is typically between 0.3 − 0.5Ω and the worst case was chosen as 0.5Ω. The diode 
bridge efficiency is then: 
 
𝐵𝑟𝑖𝑑𝑔𝑒𝑒𝑓𝑓 =
2√2
𝜋
(
135.80
135.80 + 0.5
)%                            
 
Which is an efficiency of 80.90%. The converter stage efficiency is calculated from the output power of 
the diode bridge – not the AC source – and subtracting the converter stage power losses: 
 
𝐶𝑜𝑛𝑣𝑒𝑓𝑓 =
0.812𝑉𝐴𝐶,𝑟𝑚𝑠𝑖𝐴𝐶,𝑟𝑚𝑠𝑐𝑜𝑠𝜑 (
𝑅𝐿
𝑅𝐿 + 𝑟𝐹
) − (𝑖𝐿2̅̅ ̅̅
2𝑟𝐿2 + (𝑖𝐿2̅̅ ̅̅
2 + 𝑖𝐿1̅̅ ̅̅
2)𝑟𝐹𝑎 + 𝑖𝐿1̅̅ ̅̅
2𝑟𝐿1 + 𝑆𝑏,𝑠𝑤𝑖𝑡𝑐ℎ,𝑙𝑜𝑠𝑠)
0.812𝑉𝐴𝐶,𝑟𝑚𝑠𝑖𝐴𝐶,𝑟𝑚𝑠𝑐𝑜𝑠𝜑 (
𝑅𝐿
𝑅𝐿 + 𝑟𝐹
)
 
 
Where 𝑐𝑜𝑠𝜑 is the input power factor (PF) which is assumed to be −1 for ideal reverse power flow; 𝑟𝐹𝑎 
the DC resistance of the body diode of switch 𝑆𝑎. Substituting into expression, it evaluates to an efficiency 
of 97.95%. This efficiency is higher than the efficiency during DC-AC power flow since it does not include 
the bridge switches power losses. Therefore, the total efficiency is product of the bridge efficiency and 
converter stage efficiency: 
 
𝑒𝑓𝑓 = (97.95%× 80.90%) 
 
Which gives an efficiency of 79.24%. This efficiency is significantly lower than the expected efficiency 
during DC-AC power flow. This is because the diode losses are significantly higher than the switching 
losses.   
 
3.8 Bidirectional Ćuk inverter dynamic analysis 
 
To fully analyse the Ćuk Inverter’s dynamics, the transfer function from output voltage to the input volt-
age was first be determined. This is because the output voltage must be controlled to control the power 
flow from DC to AC.    
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3.8.1 The bidirectional Ćuk inverter state space average model 
 
The Ćuk inverter is a non-linear system due to the high frequency switching cycle. Controlling non-linear 
systems is challenging, therefore an averaged linear model is determined using state space averaging. 
The average model was then determined by using state space averaging. The state space was set up as 
follows:  
 
When the input switch 𝑆𝑎 is ON: 
 𝑋 =̇ 𝐴1𝑋 + 𝐵1𝑉𝐷𝐶 
 
(3.128) 
 
And when the switch is OFF: 
 𝑋 =̇ 𝐴2𝑋 + 𝐵2𝑉𝐷𝐶  
 
(3.129) 
 
 𝑉𝑜 = 𝐶1𝑋 
 
(3.130) 
 
 𝑉𝑜 = 𝐶2𝑋 
 
(3.131) 
 
Using the state space equations above, the averaging models are described as:  
 
𝑋 =̇ [𝐴1𝑑 + 𝐴1(1 − 𝑑)]𝑋  +  𝐵1𝑑 + [𝐵2(1 − 𝑑)]𝑉𝐷𝐶 
 
𝑉𝐴𝐶 = [𝐶1𝑑 + 𝐶1(1 − 𝑑)]𝑋 
 
Where 𝑑 is the time-averaged continuous-time duty cycle. The dynamic equations that describe a Ćuk 
converter (inductor parasitic resistances and assuming the capacitive parasitic resistances are small 
enough to be neglected) when the input switch 𝑆𝑎 is closed are: 
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𝑑𝑖𝐿1
𝑑𝑡
=
𝑉𝐷𝐶
𝐿1
+
𝑟𝐿1𝑖𝐿1
𝐿1
 
 
(3.132) 
 
 
𝑑𝑖𝐿2
𝑑𝑡
=
𝑉𝑐1
𝐿2
=
𝑖𝐿2 ∥ (𝑟𝐿2)
𝐿2
−
𝑉𝑐2 
𝐶2
(
1
𝑅
− 1) 
 
(3.133) 
 
 
𝑑𝑉𝑐1
𝑑𝑡
= −
𝑖𝐿2
𝐶1
 
 
(3.134) 
 
 
𝑑𝑉𝑐2
𝑑𝑡
= −
𝑖𝐿2
𝐶2
−
𝑉𝑐2 
𝑅𝐶2
 
 
(3.135) 
 
When input switch 𝑆𝑎 is open:  
 
𝑑𝑖𝐿1
𝑑𝑡
=
𝑉𝐷𝐶
𝐿1
−
𝑉𝑐1
𝐿1
+
(𝑟𝐿1 + 𝑅)𝑖𝐿1
𝐿1
 
 
(3.136) 
 
 
𝑑𝑖𝐿2
𝑑𝑡
=
𝑖𝑐2(𝑟𝐿1 + 𝑅)
𝐿2
+
𝑉𝑐2 
𝐿2
(
1
𝑅
− 1) 
 
(3.137) 
 
 
𝑑𝑉𝑐1
𝑑𝑡
=
𝑖𝐿1
𝐶1
 
 
(3.138) 
 
 
𝑑𝑉𝑐2 
𝑑𝑡
=
𝑅𝑖𝐿2
𝑅𝐶2
−
𝑉𝑐2 
𝑅𝐶2
 
 
(3.139) 
 
Where: 
• 𝑖𝐿1𝑖𝑠 𝑡ℎ𝑒 𝑖𝑛𝑝𝑢𝑡 𝑐𝑢𝑟𝑟𝑒𝑛𝑡 
• 𝑖𝐿2𝑖𝑠 𝑡ℎ𝑒 𝑜𝑢𝑡𝑝𝑢𝑡 𝑖𝑛𝑑𝑢𝑐𝑡𝑜𝑟 𝑐𝑢𝑟𝑟𝑒𝑛𝑡 
• 𝑉𝐷𝐶  𝑖𝑠 𝑡ℎ𝑒 𝑖𝑛𝑝𝑢𝑡 𝑣𝑜𝑙𝑡𝑎𝑔𝑒 
• 𝑉𝑐1 𝑖𝑠 𝑡ℎ𝑒 𝑖𝑛𝑝𝑢𝑡 𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑜𝑟 𝑣𝑜𝑙𝑡𝑎𝑔𝑒 
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• 𝑉𝑐2 𝑖𝑠 𝑡ℎ𝑒 𝑜𝑢𝑡𝑝𝑢𝑡 𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑜𝑟 𝑣𝑜𝑙𝑡𝑎𝑔𝑒 
• 𝑅 is the DC or AC load resistor.  
 
Using the equations (3.132) to (3.139) above and substituting them into the state space model equations 
(3.128) to (3.131), the matrices were set up as follows.  
 
 𝐴1 =
[
 
 
 
 
 
 
 
 −
𝑟𝐿1
𝐶1
0 0 0
0 −
(𝑟𝐿2 ∥ 𝑅)
𝐿2
1
𝐿2
−
1
𝐶2
(
1
𝑅
− 1)
1
𝐶1
0 0 0
0
1
𝐶2
0 −
1
𝑅𝐶2
 
]
 
 
 
 
 
 
 
 
   
 
(3.140) 
 
 
 
 𝐴2 =
[
 
 
 
 
 
 
 
 −
𝑟𝐿1
𝐿1
0
1
𝐿2
0
0 −
(𝑟𝐿2 ∥ 𝑅)
𝐿2
0 −
1
𝐶2
(
1
𝑅
− 1)
1
𝐶1
0 0 0
0
1
𝐶2
0 −
1
𝑅𝐶2 ]
 
 
 
 
 
 
 
 
 
 
(3.141) 
 
 
  𝐵1 = 𝐵2 = 𝐵 =
[
 
 
 
 
1
𝐿1
0
0
0 ]
 
 
 
 
 
 
(3.142) 
 
 𝐶1 = 𝐶2 = 𝐶 = [0 0 0 1] 
 
(3.143) 
 
The open loop plant can be derived from the state space above using the equations below [41]: 
 𝑃𝑜 = 𝐶(𝑆𝐼 − 𝐴)
−1𝐵 
 
(3.144) 
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 𝑋 = 𝑉𝐷𝐶𝐶𝐴
−1 
 
(3.145) 
 
Solving the equation above by substituting the state space constants gives: 
 𝑃𝑜 =
𝑑(𝑟𝐿1)𝑠
3 + (𝑑𝐿1 + 𝐶2)𝑠
2 + (𝑟𝐿1 + 𝑅)𝑠 + (𝐿1𝑟𝐿1 + 𝑟𝐿2 + 𝐶1𝑅)
(𝑑𝐿1𝐿2 + 𝑅𝐶2)𝑠4 + 𝑅(𝑟𝐿2𝑑𝐿1 + 𝑟𝐿1𝐿2)𝑠3 + (𝐶1𝑟𝐿1 − 𝑑𝑟𝐿2𝐶2)𝑠2 + (𝑅𝑟𝐿1𝑑𝑟𝐿2)𝑠 + (𝐿1𝑟𝐿1 + 𝑟𝐿2)
 
 
(3.146) 
 
The average model in (3.146) is shown to be linear. Controlling high order systems presents dynamic 
complexities to the control design. As such, several order reduction methods have been used to control 
the Ćuk converter. The other solutions were using current control methods instead. The issue with cur-
rent control is that it has a complex control loop design. Furthermore, for the Ćuk converter, current 
control presents some instability issues due to the complexity of the converter. To control the Ćuk in-
verter, a new solution was presented in this study.  
 
3.8.2 Nested loop control strategy for the bidirectional Ćuk inverter  
 
The solution presented in this study employs a simpler, more effective alternative to the complex current 
control method which has complexities such as sub-harmonic oscillations and ramp compensation. Fig-
ure 3-35 shows that the control strategy splits the feedback control into 2 control loops: an outer voltage 
control loop and an inner current control loop based on the dynamic equations of the power transfer of 
the Ćuk converter, as analysed in 3.2.2ii.  
 
 
Figure 3-35 Simplified nested loop control strategy model for the bidirectional inverter 
 
The goal of the control strategy is to split the model representing the inverter plant into two-linear plants 
𝑃1 and 𝑃2, that have 1st order responses which can easily be controlled using classical control theory com-
pensators 𝐺1 and 𝐺2, while being able to handle variable condition operation and reject complex input 
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voltage and load currents disturbances. The Ćuk inverter transfers its power through the coupling capac-
itor, as such, the dynamic behaviour of the capacitor was used to analyse the dynamic behaviour of the 
inverter. The closed loop of the inverter is split as such because the duty cycle of the inverter presents 
non-linearities to the system. These non-linearities arise since both current and voltage depend on the 
duty cycle under variable conditions. The CDB blocks represent the Ćuk dynamic behaviour for either 
current or voltage and the G.D.C blocks represent the gain and disturbances compensations which will be 
discussed during the analysis of the individual loop analyses. The G.D.C block are compensations to cancel 
or minimise the effects of the CDB blocks which then reduces both inner and outer loops into simple 
classical control theory closed loop block diagrams but with linear low order plants. To control the inner 
current loop, the sum of two inductor currents was controlled; this is because the high frequency ripple 
across both inductors is the same, but the difference is in their average values. The average value of the 
inductor current 𝑖𝐿1 is the input current and the average of the inductor 𝑖𝐿2 is the output current. The 
duty cycle for the inverter is produced by the inductor current loop, as such, the control variable for the 
current loop was chosen to be the inductor voltage 𝑣𝐿 to eliminate the non-linearity arising from the loop 
gain, as will be discussed in detail during the design of the inner current control. The plant of this current 
loop reduces to a simple 2nd order system, based on the inductor’s dynamic equation that can be compen-
sated for using classical control theory methods like the root locus and bode plots. The output voltage is 
the same as the voltage appearing across the filter capacitor 𝐶2, as such, the control input chosen for the 
output voltage was the current through the filter capacitor 𝐶2 to eliminate the non-linearities arising from 
the duty cycle and this will also be discussed in detail during the voltage loop design. The plant of the 
voltage loop reduces to a 1st order system based on the output capacitor dynamic equation. Because of 
the symmetry of the Ćuk converter, the control strategy is applicable for both DC-AC and AC-DC power 
flows. During DC-AC power flow, 𝑉𝑖𝑛 = 𝑉𝐷𝐶 and 𝑉𝑜 = 𝑉𝐴𝐶 . During AC-DC power flow, 𝑉𝑖𝑛 = 𝑉𝐴𝐶  and 𝑉𝑜 =
𝑉𝐷𝐶.  
 
i. Inner current loop dynamic modelling 
 
The goal of the design is to derive the dynamic behaviour of the Cúk inverter current loop and then sub-
sequently, design the compensations for this behaviour, to control only a plant that is the inductor dy-
namic transfer function from its voltage to its current. Equation (3.147) shows the coupling capacitor 𝐶1 
voltage dynamic transient voltage transfer equation: 
 (1 − 𝑑(𝑠))(𝑣𝐿2(𝑠) + 𝑉0(𝑠)) = 𝑑(𝑠)(𝑉𝑖𝑛(𝑠) − 𝑣𝐿1(𝑠)) 
 
(3.147) 
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Expanding using the distributive law, equation (3.147) becomes: 
 𝑣𝐿2(𝑠) + 𝑉0(𝑠) − 𝑑(𝑠)𝑣𝐿2(𝑠) − 𝑑(𝑠)𝑉0(𝑠) = 𝑑(𝑠)𝑉𝑖𝑛(𝑠) − 𝑑(𝑠)𝑣𝐿1(𝑠) 
 
(3.148) 
 
From the theory development during section 3.2.2ii it was established that: 
 
𝑣𝐿2(𝑠) = 𝑣𝐿1(𝑠) 
 
For any mode of operation for the bidirectional inverter. Using this fact, the equation (3.148) then sim-
plifies to: 
 𝑣𝐿(𝑠) = 𝑑(𝑠)(𝑉𝑖𝑛(𝑠) + 𝑉0(𝑠)) − 𝑉0(𝑠) 
 
(3.149) 
 
Equation (3.149) shows the output voltage as independent of the duty cycle. This means that it appears 
as a disturbance in the loop. This is not ideal since the variations of the input voltage are not accounted 
for. Therefore, to compensate for input voltage variances, equation (3.147) was rearranged as shown:  
 𝑉0(𝑠) =
𝑑(𝑠)
1 − 𝑑(𝑠)
(𝑉𝑖𝑛(𝑠) − 𝑣𝐿(𝑠)) − 𝑣𝐿(𝑠) 
 
(3.150) 
 
Substituting (3.150) into (3.149): 
 𝑣𝐿(𝑠) = 𝑑(𝑠)(𝑉𝑖𝑛(𝑠) + 𝑉0(𝑠)) −
𝑑(𝑠)
1 − 𝑑(𝑠)
(𝑉𝑖𝑛(𝑠) − 𝑣𝐿(𝑠)) + 𝑣𝐿(𝑠) 
 
(3.151) 
 
Rearranging (3.151) by multiplying thorough by 
1−𝑑(𝑠)
𝑑(𝑠)
:  
 𝑣𝐿(𝑠) = 𝑉𝑖𝑛(𝑠) − (1 − 𝑑(𝑠))(𝑉𝑖𝑛(𝑠) + 𝑉0(𝑠)) 
 
(3.152) 
 
Equation (3.152) now shows the input voltage as an input disturbance in the loop. This equation de-
scribes the Ćuk dynamic behaviour (CDB) for the inner current loop as shown in Figure 3-36. The induc-
tor dynamic equation is given by (3.153): 
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 𝑣𝐿(𝑠) = 𝑟𝐿𝑖𝐿(𝑠) + 𝐿𝑠𝑖𝐿(𝑠) 
 
(3.153) 
 
From (3.153), solving for the inductor current: 
 𝑖𝐿(𝑠) =
𝑣𝐿(𝑠)
𝑟𝐿 + 𝑠𝐿
 
 
(3.154) 
 
As stated in the design introduction, the goal for the inner current loop is to ensure that the sum of both 
inductor currents is controlled. This will ensure a more robust closed loop. As such, for both inductors 
(3.154) becomes: 
 𝑖𝐿1(𝑠) + 𝑖𝐿2(𝑠) = (
𝑣𝐿1(𝑠)
𝑟𝐿1 + 𝑠𝐿1
+
𝑣𝐿2(𝑠)
𝑟𝐿2 + 𝑠𝐿2
) 
 
(3.155) 
 
Since both the inductor voltages are the same as already analysed, (3.155) becomes. 
 𝑖𝐿1(𝑠) + 𝑖𝐿2(𝑠) = 𝑣𝐿(𝑠) (
1
𝑟𝐿1 + 𝑠𝐿1
+
1
𝑟𝐿2 + 𝑠𝐿2
) 
 
(3.156) 
 
Substituting (3.152) into (3.156): 
 
𝑖𝐿1(𝑠) + 𝑖𝐿2(𝑠) = 𝑉𝑖𝑛(𝑠)
− (1 − 𝑑(𝑠))(𝑉𝑖𝑛(𝑠) + 𝑉0(𝑠)) (
1
𝑟𝐿1 + 𝑠𝐿1
+
1
𝑟𝐿2 + 𝑠𝐿2
) 
 
(3.157) 
 
The sum of the inductor currents is seen as the output to the inner current loop. Since the inductor cur-
rent depends on the output voltage – which is a variable gain, (3.157) becomes non-linear because of the 
duty cycle. To ensure that this non-linear characteristic is eliminated, the inductor voltage was chosen as 
the control input to the plant instead of the variable loop gain (𝑉𝑜(𝑠) + 𝑉𝑖𝑛(𝑠)). This ensures that the plant 
is linear and only depends on the inductor’s dynamic equation. The input voltage 𝑉𝑖𝑛 appears as an input 
disturbance. This can be compensated for by subtracting the disturbance in the loop gain but since the 
inner loop has a high bandwidth, this variable gain can be compensated by adding an inverse of the sum 
– these two together are the G.D.C blocks for the inner current loop. From (3.152) the duty cycle can be 
obtained as:  
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 1 − 𝑑(𝑠) =
𝑉𝑖𝑛(𝑠) − 𝑣𝐿𝑟𝑒𝑓(𝑠)
𝑉𝑜(𝑠) + 𝑉𝑖𝑛(𝑠)
 
 
(3.158) 
 
 
 
 
 
 
 
 
 
Figure 3-36 Current control closed loop model 
 
The voltage loop shows how the duty cycle is generated and how feedforward works to compensate for 
the input voltage disturbance within the bandwidth of the current loop. The plant being controlled is now 
the linear transfer function from the inductor voltage to the inductor currents for both the inductors. 
Then the plant transfer function 𝑃1 from (3.156) is:  
 𝑃1 =
𝑖𝐿1(𝑠) + 𝑖𝐿2(𝑠)
𝑣𝐿(𝑠)
= (
1
𝑟𝐿1 + 𝑠𝐿1
+
1
𝑟𝐿2 + 𝑠𝐿2
) 
 
(3.159) 
 
Simplifying (3.159) then gives: 
 𝑃1 =
𝑖𝐿1(𝑠) + 𝑖𝐿2(𝑠)
𝑣𝐿(𝑠)
= (
𝑠(𝐿1 + 𝐿2) + (𝑟𝐿1 + 𝑟𝐿2)
(𝐿1𝐿2)𝑠2 + (𝑟𝐿2𝐿1 + 𝑟𝐿1𝐿2)𝑠 + (𝑟𝐿1𝑟𝐿2)
) 
 
(3.160) 
 
Which is the plant transfer function for the inner loop with a high bandwidth. The Saturation block limits 
the duty cycle to between 0 minimum and 1 maximum. The 𝑈𝑏 blocks are as analysed in 3.2.2iii and de-
fined by (3.17); they are required for AC power conversion systems. Purely DC-DC Ćuk power conversion 
systems don’t require this block.   
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ii. Outer voltage loop dynamic model 
 
Since the output voltage must be controlled – and is the same as the capacitor 𝐶2 voltage – the coupling 
capacitor 𝐶1 dynamic current equation was analysed: 
 1 − 𝑑(𝑠)𝑖𝐿1(𝑠) = 𝑑(𝑠)𝑖𝑜(𝑠) 
 
(3.161) 
 
But since the output current 𝑖𝑜 contains a high frequency ripple component filtered out by the output 
capacitor 𝐶2, the equation becomes: 
 (1 − 𝑑(𝑠))(𝑖𝐿1(𝑠)) = 𝑑(𝑠)(𝑖𝐿2(𝑠) − 𝑖𝑐2(𝑠)) 
 
(3.162) 
 
The dynamic equation describing the capacitor was analysed as follows: 
 𝑖𝑐2(𝑠) + 𝑟𝑐2𝐶2𝑖𝑐2(𝑠) = 𝐶1𝑠𝑉𝑜(𝑠) 
 
(3.163) 
 
 
Solving (3.162) for the output filter capacitor current 𝑖𝑐2(𝑠) and then substituting (3.162) into (3.163) 
and solving for the output voltage: 
 
 
𝑉𝑜(𝑠) =
𝑖𝐿2(𝑠) − (
1 − 𝑑(𝑠)
𝑑(𝑠)
) 𝑖𝐿1(𝑠) + 𝑟𝑐2𝐶2𝑖𝐿2(𝑠) − (
1 − 𝑑(𝑠)
𝑑(𝑠)
) 𝑖𝐿1(𝑠)
𝐶1𝑠
 
 
(3.164) 
 
The equation (3.164) shows the variable gain (
1−𝑑(𝑠)
𝑑(𝑠)
) which makes the open loop non-linear. To ensure 
the non-linearity is eliminated, the capacitor current 𝑖𝑐2 is used as a control input to the voltage loop plant 
to obtain the output voltage. Therefore, from (3.162): 
 𝑖𝑐2(𝑠) = 𝑖𝐿2(𝑠) − (
1 − 𝑑(𝑠)
𝑑(𝑠)
) 𝑖𝐿1(𝑠) 
 
(3.165) 
 
From equation (3.165), 𝑖𝑐2(𝑠) is the input to the output voltage loop plant; but the reference of the sum 
of the two inductor currents can’t be obtained with the equation in that form. Therefore, on the right-
hand side, an inductor current subtraction, redundant term was added to rephrase the equation: 
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 𝑖𝑐2(𝑠) = 𝑖𝐿2(𝑠) − (
1 − 𝑑(𝑠)
𝑑(𝑠)
) 𝑖𝐿1(𝑠) + (𝑖𝐿1(𝑠) − 𝑖𝐿1(𝑠)) 
 
(3.166) 
 
From (3.161), solving for the input inductor current 𝑖𝐿1(𝑠): 
 𝑖𝐿1(𝑠) = (
𝑑(𝑠)
1 − 𝑑(𝑠)
) 𝑖𝑜(𝑠) 
 
(3.167) 
 
Therefore substituting (3.167) into (3.166): 
 𝑖𝑐2(𝑠) = (𝑖𝐿2(𝑠) + 𝑖𝐿1(𝑠)) − 𝑖𝑜(𝑠) − (
𝑑(𝑠)
1 − 𝑑(𝑠)
) 𝑖𝑜(𝑠) 
 
(3.168) 
 
Simplifying (3.168): 
 𝑖𝑐2(𝑠) = (𝑖𝐿2(𝑠) + 𝑖𝐿1(𝑠)) − 𝑖𝑜(𝑠) (
1
1 − 𝑑(𝑠)
) 
 
(3.169) 
 
Factoring the duty cycle term out of (3.169) and rearranging; the input to the output voltage loop plant, 
𝑖𝑐2(𝑠) is:  
 𝑖𝑐2(𝑠) =
1
1 − 𝑑(𝑠)
((𝑖𝐿2(𝑠) + 𝑖𝐿1(𝑠))(1 − 𝑑(𝑠)) − 𝑖𝑜(𝑠)) 
 
(3.170) 
 
Equation (3.170) describes the voltage loop Ćuk dynamic behaviour (CDB). This is illustrated in the outer 
loop block diagram in Figure 3-37:  
 
 
 
 
 
 
 
 
 
 
Figure 3-37 Voltage control closed loop model 
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As a consequence of representing the equation as in (3.170), the voltage control loop CDB in Figure 3-37 
shows 2 loop gains: 1 − 𝑑 and its inverse. These gains make the open loop system non-linear and further-
more, the voltage loop has much slower dynamics than these loop gains since i.e. the duty cycle switches 
states at 20𝑘𝐻𝑧 and the voltage loop only at 50𝐻𝑧 in DC-AC control or 0𝐻𝑧 in the case of DC-DC control. 
As such, they cannot be compensated for completely – but since the Ćuk inverter has small inductor sizes, 
the inductor variations can be neglected and equation (3.147) can be approximated by: 
 
𝑑(𝑠)
1 − 𝑑(𝑠)
≈
𝑉𝑜(𝑠)
𝑉𝑖𝑛(𝑠)
 
 
(3.171) 
 
From Figure 3-35, the inductor current sum is required as a reference for the current loop. Substituting 
(3.171) into (3.168) gives and rearranging:  
 (𝑖𝐿2(𝑠) + 𝑖𝐿1(𝑠))𝑟𝑒𝑓 = 𝑖𝑐2,𝑟𝑒𝑓(𝑠) + 𝑖𝑜(𝑠) + (
𝑉𝑜(𝑠)
𝑉𝑖𝑛(𝑠)
) 𝑖𝑜(𝑠) 
 
(3.172) 
 
Simplifying (3.172): 
 (𝑖𝐿2(𝑠) + 𝑖𝐿1(𝑠))𝑟𝑒𝑓 = 𝑖𝑐2,𝑟𝑒𝑓(𝑠) + 𝑖𝑜(𝑠) (
𝑉𝑖𝑛(𝑠) + 𝑉𝑜(𝑠)
𝑉𝑖𝑛(𝑠)
) 
 
(3.173) 
 
 
Rearranging the equation: 
 (𝑖𝐿2(𝑠) + 𝑖𝐿1(𝑠))𝑟𝑒𝑓 =
𝑉𝑖𝑛(𝑠) + 𝑉𝑜(𝑠)
𝑉𝑖𝑛(𝑠)
(𝑖𝑐2,𝑟𝑒𝑓(𝑠)
𝑉𝑖𝑛(𝑠)
𝑉𝑖𝑛(𝑠) + 𝑉𝑜(𝑠)
+ 𝑖𝑜(𝑠)) 
 
(3.174) 
 
 
The equation (3.174) shows two slow dynamic loop gains, the first:  
 𝐿𝑜𝑜𝑝 𝐺𝑎𝑖𝑛1 =
𝑉𝑖𝑛(𝑠) + 𝑉𝑜(𝑠)
𝑉𝑖𝑛(𝑠)
 
 
(3.175) 
 
The loop gain in (3.175) compensates for the 1 − 𝑑 loop gain. This means that the inverse 1 − 𝑑 loop gain 
can be compensated for by (3.176): 
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 𝐿𝑜𝑜𝑝 𝐺𝑎𝑖𝑛 2 =
𝑉𝑖𝑛(𝑠)
𝑉𝑖𝑛(𝑠) + 𝑉𝑜(𝑠)
 
 
(3.176) 
 
These loop gains don’t fully cancel out the effects of the duty cycle gains but provide the best compensa-
tions for them as shown in Figure 3-37. They can compensate for the duty cycle loop gains within the 
bandwidth of the outer voltage loop. The output current’s disturbance can be accounted for by removing 
it at the output as shown by the loop. This compensation acts as feed-forward control to ensure that any 
sudden changes in the output current can be compensated for. This compensation plus the two loop gains 
𝐿𝑜𝑜𝑝 𝐺𝑎𝑖𝑛1 and 𝐿𝑜𝑜𝑝 𝐺𝑎𝑖𝑛 2 are the G.D.C block for the voltage loop. The saturation block shown limits 
the current sum of the input and output inductors from 100𝐴 maximum to −50𝐴 minimum for the nom-
inal operation; these limits can be varied depending on the test being done on the inverter; this is to 
protect the switches against over-currents and inrush currents. The diagram shows the plant being con-
trolled is now given by the linear transfer function from the output capacitor current to the output capac-
itor voltage. From (3.163):  
 𝑃2 =
𝑉𝑜(𝑠)
𝑖𝑐2(𝑠)
=
𝑠𝐶2 + (1 + 𝑟𝑐2)
𝑠𝐶2
 
 
(3.177) 
 
Which is the plant transfer function of the outer voltage loop 
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4. Bi-directional Ć uk inverter design  
The Bi-directional inverter was designed for using the analysis done in the previous section. The specifi-
cations for the design were relayed. Then the component sizing of all the passive elements together with 
the selection of the active components. The dead time to be introduced in the system was designed for 
and the practical processor and transducers were selected. Finally, the control loop compensators were 
designed for. 
 
4.1 Design Specifications 
 
The specifications required for the inverter were based on the EN 501060 standard as reviewed in sec-
tion 2.1.3. Figure 4-1 shows the overall system being designed for.  
 
 
Figure 4-1 Design block diagram 
 
The DC power supply mimics the battery as the power source. It was also used a DC load which would 
mimic the requirements for charging a battery. The inverter specifications were detailed in Table 4-1.  
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Table 4-1 Bi-directional inverter specifications 
Battery power output 𝟏 𝒌𝑾 
Battery / DC output voltage 𝟔𝟎 − 𝟕𝟎𝑽𝑫𝑪 
Grid / AC output voltage 𝟐𝟐𝟎𝑽 
Grid fundamental frequency, 𝒇𝒉 𝟓𝟎𝑯𝒛 
Carrier switching frequency, 𝒇𝒔 𝟐𝟎𝒌𝑯𝒛 
DC load impedance, 𝑹𝑳𝒃 𝟓Ω ≤ 𝑹𝑳𝒃 ≤ 𝟐𝟎𝛀 
AC load impedance, 𝑹𝑳 𝟓𝟎Ω ≤ 𝑹𝑳 ≤ 𝟑𝟎𝟎𝛀 
Inductor ESR, 𝒓𝑳 𝟓𝟎𝒎𝛀 
Capacitor ESR, 𝒓𝑪 𝟑𝟎𝒎𝛀 
Output voltage ripple, ∆𝑽𝒐 ≤ 𝟐% 𝒐𝒇 𝑽𝒐 
Coupling capacitor voltage ripple, ∆𝑽𝑪𝟏 𝟓% 𝒐𝒇 𝑽𝑫𝑪 
Inductor current ripple, ∆𝒊𝑳 𝟐𝟓% 𝒐𝒇 𝒊𝑳,𝒎𝒂𝒙 
Output voltage load regulation ±𝟏𝟎% 𝒐𝒇 𝑽𝒐 
Output voltage line regulation ±𝟓% 𝒐𝒇 𝑽𝒐 
%THD < 𝟖% 
Maximum duty cycle, 𝒅𝒎𝒂𝒙 𝟖𝟑. 𝟔𝟗% 
Minimum duty cycle, 𝒅𝒎𝒊𝒏 𝟏𝟔. 𝟑𝟎% 
 
The DC Load impedance was chosen such that a 60 − 70𝑉𝐷𝐶 battery has a maximum charge current of 
12A of which, the equivalent resistive load is 5Ω and the minimum charge current is 3A which is load of 
20Ω. The AC load was designed for load taking between 1 − 6𝐴 peak current – which is 0.91 − 4.54𝐴 𝑅𝑀𝑆 
rated current. This would be the rated current for the critical loads panel for this 1kW system. This system 
would power 6, 100W parallel connected incandescent light bulbs, with each consuming 0.45A of current; 
a 138W plasma TV consuming 0.63A of current and a ceiling fan set to max speed consuming 0.6A of 
current.  
 
4.2 Battery selection 
 
Based on the literature done, the battery which would suit the design is the Lithium ion battery. This is because 
they have the highest terminal voltage and energy density of the batteries reviewed. The Battery Chosen was 
the Model: LIR18650 2600mAh 60𝑉, 20𝐴ℎ whose datasheet can be found in the appendix.  
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The open circuit voltage for the battery is 70V. The battery has an internal resistance of 320𝑚Ω therefore, 
with a maximum charging current of 12𝐴, the charging voltage required by the battery is the open circuit 
voltage plus the voltage drop across the internal resistance i.e. 70 + (12 × 0.32), which is a charging volt-
age of 73.84𝑉. This was used as the voltage reference during AC-DC power flow testing.   
 
4.3 Passive components design 
 
Both the input and output inductors, the coupling, decoupling and filter capacitors, from Figure 3-1, were 
designed for and detailed in this section.  
 
4.3.1 Input Inductor design 
 
The inverter is to be designed such that during DC-AC power flow the inductor operates in CICM and 
during AC-DC power flow, DCVM. As such, there have to exist a set of values within the minimum inductor 
value required to ensure CICM and the maximum inductor value required for DCVM – as analysed in sec-
tions 3.3.1i and 3.3.2i respectively. This set intersection is defined by: 
 𝐿1𝑚𝑖𝑛 ≤ 𝐿1 < 𝐿1𝑚𝑎𝑥 
 
(4.1) 
 
Substituting the equations (3.35) and (3.55) into (4.1): 
 
𝑅𝐿,𝑚𝑖𝑛(1 − 𝑑𝑚𝑖𝑛)
2
2𝑑𝑚𝑖𝑛𝑓𝑠
≤ 𝐿1 <
1
𝐶2,𝑚𝑖𝑛𝑓𝑠
2 
 
(4.2) 
 
Substituting the values from Table 4-1, the number line in Figure 4-2 was drawn:  
 
 
Figure 4-2 Input inductor region of selection 
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The number line shows that there exists an intersection such that the operation of the inverter can be 
realised. To compute this input inductor value, the ripple input inductor current should be considered. 
This was chosen to be 25% of the maximum inductor current. Based on Figure 3-8 (b), the average input 
inductor 𝑖𝐿1̅̅ ̅̅  can be computed as: 
 
𝑖𝐿1̅̅ ̅̅ = 𝑖𝐿1,𝑚𝑎𝑥 −
𝑖𝐿1,𝑚𝑎𝑥 − 𝑖𝐿1,𝑚𝑖𝑛
2
 
 
 
(4.3) 
 
Since the numerator of the second term in (4.3) is the ripple input inductor current ∆𝑖𝐿1, therefore, the 
equation becomes: 
 
𝑖𝐿1̅̅ ̅̅ = 𝑖𝐿1,𝑚𝑎𝑥 −
0.25𝑖𝐿1,𝑚𝑎𝑥
2
 
 
 
(4.4) 
 
Solving (4.4) for the maximum input inductor current: 
 
𝑖𝐿1,𝑚𝑎𝑥 =
8𝑖𝐿1̅̅ ̅̅
7
 
 
 
(4.5) 
 
The average input inductor current 𝑖𝐿1̅̅ ̅̅  is the same as the maximum input discharge current 𝑖𝐷𝐶 , which, 
based on Table 4-1, is 16.67A; from this, the inductor size was computed from   
 
 
∆𝑖𝐿1 =
𝑑𝑚𝑎𝑥𝑇𝑠(𝑉𝐷𝐶 − 𝑟𝐿1𝑖𝐿1,𝑚𝑎𝑥)
2𝐿1
 
 
 
(4.6) 
 
Rearranging gives:  
 
𝐿1 =
𝑑𝑚𝑎𝑥𝑇𝑠(𝑉𝐷𝐶 − 𝑟𝐿1𝑖𝐿1,𝑚𝑎𝑥) 
2∆𝑖𝐿1
 
 
 
(4.7) 
 
Using the Table 4-1 and substituting into the equation the inductor was computed to be 501𝜇𝐻. This 
value is within the set of values required. The practical inductor used was built a ferrite core found in the 
Appendix. This wire used was a 5𝑚𝑚 diameter copper wire to reduce the DC inductor resistance. The 
inductor was assemble using the equation: 
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𝐿1 =
𝑁2𝜇𝑜𝜇𝑟𝐴𝑐
𝑙
 
 
 
(4.8) 
 
Where 𝑁 is the number of copper wire turns around the core; 𝜇𝑜 is the permeability of free space; 𝜇𝑟 is 
the relative permeability of the core; 𝐴𝑐  the cross-sectional area of the core and 𝑙 the length of the copper 
wire used. The length of the wire, 𝑙 is the unknown variable required to calculate the number of turns. To 
obtain the length, the resistor formula was used. 
 𝑟𝐿1 = 𝜌
𝑙
𝐴𝑙
 
 
(4.9) 
 
Substituting into the equations (4.9) into (4.8), the inductor used was measured to be 505𝜇𝐻 at 20𝑘𝐻𝑧 
and the DC resistance measure was 70𝑚Ω. The practical values were slightly higher than those desired 
from the specification but were still within the limitations of the design.  
 
4.3.2 Output inductor design 
 
The region of selection for the output inductor was also determined using the condition: 
 𝐿2𝑚𝑖𝑛 ≤ 𝐿2 < 𝐿2𝑚𝑎𝑥 
 
(4.10) 
 
Substituting equations (3.38) and (3.56) into (4.10):  
 
 
𝑅𝐿𝑚𝑖𝑛(1 − 𝑑𝑚𝑖𝑛)
2𝑓𝑠
≤ 𝐿2 <
1
𝐶2𝑓𝑠
2 
 
(4.11) 
 
Figure 4-3 shows the number line representing the intersection set of values from within the output in-
ductor values must be selected.  
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Figure 4-3 Output inductor region of selection 
 
The number line shows that the minimum value for the output inductor is much higher than that of the 
input inductor value; this is because the AC current is much smaller than the current drawn from the 
battery. The output inductor was design in the same manner as the input inductor. The same 25% ripple 
factor was chosen but for the maximum output inductor 𝑖𝐿2,𝑚𝑎𝑥 which using Table 4-1 and Figure 3-8 (b) 
is 4.63A and using the equation (4.12):  
 ∆𝑖𝐿2 =
(1 − 𝑑𝑚𝑎𝑥)𝑇𝑠(𝑉𝐴𝐶,𝑝𝑒𝑎𝑘 − 𝑟𝐿2𝑖𝐿2,𝑚𝑎𝑥)
2𝐿2
 
 
(4.12) 
 
Rearranging (4.12) gives: 
 𝐿2 =
(1 − 𝑑𝑚𝑎𝑥)𝑇𝑠(𝑉𝐴𝐶,𝑝𝑒𝑎𝑘 − 𝑟𝐿2𝑖𝐿2,𝑚𝑎𝑥)
2∆𝑖𝐿2
 
 
(4.13) 
 
Using the specifications and substituting into the equation the output inductor was found to be 504𝜇𝐻. 
After the practical assembly of the inductor the value measured was, 510𝜇𝐻 at 20kHz and the DC re-
sistance was 110𝑚Ω.   
 
4.3.3 Input coupling capacitor design 
 
The input capacitor is responsible for the energy transfer in the inverter. During CICM the inductor cur-
rents and coupling capacitor voltage are continuous; but during DCVM, the coupling capacitor voltage is 
discontinuous – although the inductor currents are still continuous. This selection is an engineering 
trade-off since to ensure discontinuity in 𝑉𝐶1, the coupling capacitor 𝐶1 must be as small as possible, but 
this capacitor also must be large enough such that its ripple voltage ∆𝑉𝐶1 is negligible from its average 
value during CICM. 
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From the analysis in section 3.3.1iii, the minimum coupling capacitor equation was determined; in sec-
tion 3.3.2, the maximum coupling capacitor to ensure DCVM was determined. Therefore, from the condi-
tion in equations (3.46) and (3.49):  
 𝐶1𝑚𝑖𝑛 ≤ 𝐶1 < 𝐶1𝑚𝑎𝑥 
 
(4.14) 
 
Substituting for the minimum and maximum values of the duty cycle:  
 
𝑑𝑚𝑖𝑛
2𝑓𝑠𝑅𝐿,𝑚𝑎𝑥
≤ 𝐶1 <
𝑑𝑚𝑎𝑥
2
2𝑓𝑠𝑅𝐿𝑏,𝑚𝑖𝑛
 
 
(4.15) 
 
The condition in  states that, for the bi-directional inverter to operate as desired, there must exist a range 
of coupling capacitor values such that the desired coupling capacitor value lies within that range i.e. the 
two inequalities must have an intersection. The values were substituted, and the inequality evaluated. 
The results were shown in .   
 
 
Figure 4-4 Coupling capacitor region of selection 
 
By inspection from the number line and the min and max values, the intersection of values exists. The 
capacitor value can be calculated from: 
 𝐶1 =
𝑉𝐴𝐶,𝑝𝑒𝑎𝑘𝑑𝑚𝑎𝑥𝑇𝑠
𝑅𝐿𝑚𝑎𝑥∆𝑉𝑐1
 
 
(4.16) 
 
Substituting value from Table 4-1, the coupling capacitor was found to be 0.64𝜇𝐹 which large enough 
that the capacitor voltage is constant and small enough to ensure DCVM operation. The capacitor value 
used was 0.44 due to the availability of high voltage capacitors in the lab. This value was still within the 
required specification range. This selection is an engineering trade-off since to ensure discontinuity in 
98 
 
𝑉𝐶1, the coupling capacitor 𝐶1 must be as small as possible, but this capacitor also must be large enough 
such that its ripple voltage ∆𝑉𝐶1 is negligible from its average value during CICM.  
 
4.3.4 Output filter capacitor design 
 
The ripple at the output is an important aspect of the design. It is represented as a percentage of the 
average value of the output voltage. The illustration of voltage ripple is shown in Figure 4-5.  
 
 
Figure 4-5 Output voltage ripple of a Ćuk converter 
 
∆𝑉𝑜 is the output voltage ripple. It is desirable for it to be as small as possible. If the output capacitor 
chosen is large enough – assuming a constant load resistor – the Figure 4-6 shows that the ripple will be 
low because the time constant will be high i.e. it will take a long time for the capacitor to charge up.  
 
Figure 4-6 Charge across the output capacitor over a single period  
 
The charge across the capacitor is represented by ∆𝑄 and its distribution over a period. The charge during 
the OFF and ON states is equal. To evaluate, only 1 state needs to be considered.  
 
∆𝑉𝑐2 =
1
𝐶2
(∫ 𝑖𝐶2 𝑑𝑡
𝑑𝑇𝑠
𝑜
) 
 
(4.17) 
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Evaluating the integral and using the fact that: 
 
𝑖𝐴𝐶 =
𝑉𝐴𝐶
𝑅𝐿
 
 
(4.18) 
 
And the output is constant, the following is obtained: 
 
∆𝑉𝑐 =
𝑑𝑇𝑠𝑉𝐴𝐶
𝑅𝐿,𝑚𝑖𝑛𝐶2
 
 
(4.19) 
 
This equation (3.19) can then be used to work out the appropriate capacitance to achieve the desired 
output voltage high frequency ripple. The ripple is 2% and substituting into the equation using the spec-
ification in Table 4-1, the output capacitor value was found to be 27𝜇𝐹. An aluminium capacitor was cho-
sen whose capacitance measures at 30𝜇𝐹.  
 
4.3.5 Decoupling Capacitor  
 
The voltage at the supply fluctuated as a 100𝐻𝑧 current drawn from the supply. As such, a decoupling 
capacitor was added at the DC input to minimise the ripple of the current. The fluctuations in the input 
voltage is given by [42]: 
 𝐶𝑑 =
𝑉𝐷𝐶,𝑟𝑎𝑡𝑒𝑑𝑖𝐷𝐶,𝑟𝑎𝑡𝑒𝑑
2𝜋𝑓𝑉𝐷𝐶,𝑟𝑎𝑡𝑒𝑑∆𝑉𝑐1
 
 
(4.20) 
 
Substituting for values from Table 4-1, the decoupling capacitor value was found to be 3.18𝑚𝐹. The value 
used was 4𝑚𝐹, which was two 2𝑚𝐹 capacitors connected in parallel.  
 
4.4 Active switch design selection 
 
The switch selected needed to be able handle high voltages and gate drain currents while operating at a 
mid-range frequency of 20 kHz. The switch was selected based on how much rise and fall times it has 
because this influences the dead time and how much voltage stress it can handle.  
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4.4.1 Voltage stress 
 
Based on the analysis done, the highest stress voltage would be observed under the DCVM. Substituting 
the values into equation (3.42) shows a stress voltage of at least 750𝑉. The switch selected was to have a 
voltage rating above this value.  
 
4.4.2 Dead time 
 
Based on the voltage stress above the switch chosen was the IXXH110N65C4 found in the appendix. It 
has a drain to source voltage of 900V and can handle 110A of current from the drain to the source. From 
Figure A14.2 in the Appendix A14, the following equations were derived.  
 𝑇𝑔𝑠𝑝 = 4𝐶𝑖𝑠𝑠 (
𝑉𝑔𝑠 − 𝑉𝑔𝑝
𝐼𝑔𝑜𝑓𝑓
) 
 
(4.21) 
 
 𝑇𝑔𝑝𝑡 = 𝑅𝑔𝑜𝑓𝑓 (
𝑄𝑔𝑑
𝑉𝑔𝑝
) 
 
(4.22) 
 
 𝑇𝑑𝑠𝑑 =
𝜋
2
√
𝐿𝑃𝐶𝐵 × 𝑄𝑂𝑆𝑆
𝑉𝐼𝑁
 
 
(4.23) 
 
 𝑇𝑙𝑠ℎ = 𝑡𝑟𝑚𝑎𝑥 − 𝑡𝑓𝑚𝑎𝑥 
 
(4.24) 
 
The dead time needs to be greater than all these times to ensure that the switch is either fully ON or fully 
OFF. Hence, the dead time is: 
 𝑇𝑑𝑡 ≥ 𝑇𝑔𝑠𝑝 + 𝑇𝑔𝑝𝑡 + 𝑇𝑑𝑠𝑑 + 𝑇𝑙𝑠ℎ 
 
(4.25) 
 
If the dead time is above these times, the switch will operate safely. Based on the dead time selection 
equation (4.25) the IGBT has the following minimum dead time: 
 
𝑇𝑑𝑡 ≥ 2.65𝜇𝑠 
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This is the dead initialised on the gate drive circuits and MATLAB Simulink for simulations. 
 
4.5 Transducers 
 
To convert the electrical signals from the Inverter into signals that could be analysed electronically, trans-
ducers were used. The transducers were required to have a high bandwidth and a high level of noise 
rejection.  
 
4.5.1 Voltage transducers 
 
There were 2 voltages transducers needed for the input voltage and the output voltage. The bandwidth 
of the outer voltage loop is significantly low so there was no need for an active filter at the output of the 
transducer. One of the transducers needed to have a range of at least 0 𝑡𝑜 80𝑉 and the other a range of at 
least 0 𝑡𝑜 315𝑉. The Voltage Transducer selected was the LEM LV25P.  
 
4.5.2 Current transducers 
 
The other 3 transducers were for the input and output inductor currents and the output currents. Since 
the inner loop dynamics are much faster than the loop, a filter was required to realise the control signal. 
The ranges needed for the transducers were −20 𝑡𝑜 30𝐴 for the inductor currents and 0 𝑡𝑜 6𝐴 for the 
output current. The transducer chosen was the LA55P.  
 
4.6 PWM generator 
 
The PWM signals for the IGBT switches were obtained using an external PWM generator shown in Figure 
4-7. This is because the sampling of the DPSACE was incapable of handling the high switching frequency 
of the circuit.  
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Figure 4-7 Inverter PWM generator 
 
The generator takes in a modulating signal from the DSPAĆE’s DAĆ pin 2 and compared it to the high 
frequency oscillator. The XOR gate then inverts one of the signals.  
 
4.7 Nested loop control strategy compensator designs 
 
The lead compensators for the nested current and voltage loops were designed in this section. The overall 
system being designed for is a 3rd order non-linear system but using the control loop design discussed in 
the analysis, there were plants being controlled of which the outer loop plant was 2nd order and the inner 
loop plant was 1st order and both were linear. The specifications were first detailed and then based on 
the specifications the compensators were designed.  
 
4.7.1 Design specifications 
 
The design specifications were tabulated as shown Table 4-2. The steady state error, bandwidth, settling 
time, phase and gain margins apply to both DC-AC and AC-DC power flows. The percentage overshoot 
was designed based on the charging voltage of the battery during AC-DC power flow.  
 
 
 
 
 
 
 
 
 
103 
 
Table 4-2 Control Design Specifications 
Specification Type Specification 
Steady State Error Zero 
Percentage Overshoot ≤ 17% 
Current loop Bandwidth ≥ 2500𝐻𝑧 
Voltage Loop Bandwidth ≥ 250𝐻𝑧 
Phase margin ≥ 58𝑜 
Gain Margin ≥ 5𝑑𝐵 
Settling time Faster than 30𝑚𝑠 
 
The specifications in Table 4-2 were determined based on the following: 
 
i. Steady state error 
 
The loops include some gain values that vary, therefore any error in steady state would present unstable 
magnitudes for both DC-AC and AC-DC power flows.  
 
ii. Percentage overshoot 
 
The percentage overshoot was based on a single Li-ion cell. The nominal charging voltage a Li-ion cell is 
3.6𝑉 and the maximum voltage it can withstand – for a short time – without damage, is 4.2𝑉. Based on 
the following equation: 
 %𝑂𝑆 ≤
𝑉𝑚𝑎𝑥 − 𝑉𝑛𝑜𝑚
𝑉𝑛𝑜𝑚
 
 
(4.26) 
 
Where 𝑉𝑚𝑎𝑥 is the maximum charging voltage; 𝑉𝑛𝑜𝑚 the nominal charging voltage; the overshoot in Ta-
ble 4-2 was obtained.  
 
iii. Phase margin 
 
The phase margin (𝑃𝑀) was based on the percentage overshoot as shown by equation (4.27):  
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 PM = 75 −%𝑂𝑆 
 
(4.27) 
 
Substituting for the values gave the 𝑃𝑀 shown in Table 4-2.  
 
4.7.2 Current loop lead compensator design 
 
The transfer function being design for, based on the analysis in section 3.8.2i of the inverter: 
 
𝑃1 =
𝑖𝐿1 + 𝑖𝐿2
𝑣𝐿
= (
𝑠(𝐿1 + 𝐿2) + (𝑟𝐿1 + 𝑟𝐿2)
(𝐿1𝐿2)𝑠2 + (𝑟𝐿2𝐿1 + 𝑟𝐿1𝐿2)𝑠 + (𝑟𝐿1𝑟𝐿2)
) 
 
The plant was simulated on MATLAB to show the bode, root locus and time responses.  
 
 
Figure 4-8 Current plant closed loop step response 
 
They 3 plots show that the closed loop is stable. The root locus shows the region where the closed loop 
poles must lie to achieve the desired results. The closed loop poles start at open loop poles and terminate 
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at open loop zeros. The closed loop poles are shown in pink. It also shows that the dominant pole and the 
only zero are placed next to each other on the real axis. The system then behaves based on the pole at 
−61 𝑟𝑎𝑑 as the dominant pole.  
The bode plot shows that even though the system is 2nd order, the response is like that of a 1st order 
system. This is because of the dominant pole as discussed above. The plot also shows that the gain margin 
is infinite, and the phase margin is 92𝑜. The bandwidth achieved by the current loop is at 628𝐻𝑧 which 
does not meet the 2500𝐻𝑧 specification.  
The time step response shows the system is critically damped. The settling time observed is 55𝑚𝑠 which 
is not within the specification required. There is a small steady state error.  
The current loop plant is a 𝑇𝑌𝑃𝐸 0 system, meaning that it will have finite steady state error if given a 
step input. During steady state, 𝑇 tends to infinity which makes “𝑠” tend to zero. Therefore, using the final 
value theorem,  
 𝑒∞(𝑡) = 𝑒𝑜(𝑠) = lim
𝑠→0
𝑠
1
1 + 𝑃1(𝑠)
𝑅(𝑠) 
 
(4.28) 
 
Since the input is a step response; 
𝑅(𝑠) =
1
𝑠
 
Substituting for the 𝑃1 into equation (4.28): 
 𝑒𝑜(𝑠) = lim
𝑠→0
𝑠 (
(𝐿1𝐿2)𝑠
2 + (𝑟𝑙2𝐿1 + 𝑟𝑙1𝐿2)𝑠 + (𝑟𝑙1𝑟𝑙2) + 𝑠(𝐿1 + 𝐿2) + (𝑟𝑙1 + 𝑟𝑙2)
(𝐿1𝐿2)𝑠2 + (𝑟𝑙2𝐿1 + 𝑟𝑙1𝐿2)𝑠 + (𝑟𝑙1𝑟𝑙2) + 1
)
1
𝑠
 
 
(4.29) 
 
 
Evaluating the limit gives:  
 𝑒𝑜(0) =
(𝑟𝑙1 + 𝑟𝑙2) + (𝑟𝑙1𝑟𝑙2)
(𝑟𝑙1𝑟𝑙2) + 1
 
 
(4.30) 
 
Which is a finite steady state error. Substituting for ESR resistances gives a steady state error of 0.1 which 
is 10% of the required 220𝑉 𝑅𝑀𝑆 final value for the Inverter side and 10% of the 60𝑉 final value required 
for the rectification.  
 
The lead circuit structure is shown in equation (4.31). It is needed to increase the bandwidth while keep-
ing the system at zero steady state error.  
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 𝐿𝑒𝑎𝑑 =
𝑎2𝜏𝑠 + 1
𝜏𝑠 + 1
 
 
(4.31) 
 
From Figure 4-8, the lead compensator needs to add phase between 1 𝑟𝑎𝑑/𝑠 and 2000 𝑟𝑎𝑑/𝑠 which will 
also add some gain and increase the bandwidth. The amount of phase to be added is 40 degrees of phase 
at 100 𝑟𝑎𝑑/𝑠. To determine the parameters of the lead compensator, the following equations were con-
sidered. The maximum phase: 
 𝜑𝑚𝑎𝑥 = sin
−1 (
𝑎2 − 1
𝑎2 + 1
) 
 
(4.32) 
 
The maximum phase substituted was 40 plus an extra 15 degrees added as part of a lead circuit design 
safety factor. After obtaining 𝑎2 using the fact that this phase will be added at 100 𝑟𝑎𝑑/𝑠:  
 𝜔𝑚 =
1
𝜏√𝑎2
 
 
(4.33) 
 
In equation (4.33) 𝜔𝑚 is 100 𝑟𝑎𝑑/𝑠 - then 𝜏 was solved for by substituting into (4.31) results from equa-
tions (4.32) and (4.33), The lead compensator  𝐺1, obtained was: 
 
𝐺1 =
0.0047𝑠 + 1
0.00046𝑠 + 1
 
 
The compensator designed was in fact, a lead compensator since 𝑎2 > 1. After simulating the closed loop, 
the system showed a slight lag in speed and the proportional controller gain was designed to increase the 
speed. The root locus was used to design for this. The root locus characteristic equation can be described 
by: 
 𝑃 =
𝑁(𝑠)
𝐷(𝑠)
 
 
(4.34) 
 
The characteristic equation is: 
 𝐷(𝑠) + 𝐾𝑁(𝑠) = 0 
 
(4.35) 
 
Therefore, substituting in 𝑃𝑙𝑎𝑛𝑡1 into  gives: 
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(𝐿1𝐿2)𝑠
2 + (𝑟𝑙2𝐿1 + 𝑟𝑙1𝐿2)𝑠 + (𝑟𝑙1𝑟𝑙2) + 𝐾𝑠(𝐿1 + 𝐿2) + 𝐾(𝑟𝑙1 + 𝑟𝑙2) = 0 
 
The dominant pole position on the root locus to achieve the desired settling time is: 
 
𝑠 = −123.145 ± 98.71𝑖 
 
These closed loop pole positions lie at the edge of the desired region. Substituting for “𝑠” and the electrical 
elements: 
𝐾 = 5.8752 
 
This gain was then added to the loop and following results were obtained. The root locus now shows the 
new position of the closed loop poles which have moved from open loop poles because of the proportional 
gain. These closed loop poles are at 𝑠 = −130.23 ± 100.23𝑖 which is close to the desired pole locations.  
 
 
Figure 4-9 Lead compensation closed loop response for current loop 
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Figure 4-9 shows that the bandwidth of the system has now increased. The bandwidth observed above is 
4140𝐻𝑧. The phase margin has also increased to 91 from 55. The overshoot of the system has now di-
minished. The speed has also increased to settling at 25𝑚𝑠. The lead compensator has improved the sys-
tem’s dynamic response to meet all required specifications.  
 
4.7.3 Voltage loop lead compensator design 
 
The 𝑃𝑙𝑎𝑛𝑡2 being controlled in this loop is as analysed in section 3.8.2ii: 
 
𝑃2 =
𝑣𝑜
𝑖𝑐2
=
1 + 𝑟𝑐2 + 𝑠𝐶2
𝑠𝐶2
 
 
The Plant is 𝑇𝑌𝑃𝐸 1 meaning that it will have zero steady state error when given a step input. The closed 
loop step response was also plotted for the outer loop.  
 
 
Figure 4-10 Voltage transfer function closed loop step response 
 
Figure 4-10 shows that the system is stable. The root locus shows that the pole position is at the origin 
which no steady state error. The system shows that the settling time is 0.6𝑚𝑠 which considerably fast. 
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The system is also critically damped with no overshoot. The gain margin on the Bode plot is shown to be 
infinite and the phase margin is 90𝑜. The bandwidth of the voltage loop plant is 5𝐻𝑧 which does not meet 
the specifications. Since the steady state error is zero the proportional gain was first designed.  
 
The lead compensator was designed to increase the bandwidth. In this case the phase margin is enough 
to ensure stability. Gain was added instead using the equation: 
 𝐺𝑎𝑖𝑛 @ 𝜔𝑚 = √𝑎2 
 
(4.36) 
 
The gain added was 20𝑑𝐵 at 300 𝑟𝑎𝑑/𝑠. And substituting results of equation and (4.33) into (4.31) the 
lead compensator was designed to be:  
 
𝐺2 = (
1.2𝑠 + 1
0.02𝑠 + 1
) 
 
To increase the speed a proportional gain was also designed for this loop. From , the characteristic equa-
tion of the voltage loop plant is: 
 
𝑠𝐶2 +𝐾 +𝐾𝑟𝑐2 + 𝐾𝑠𝐶2 = 0 
 
The pole position on the root locus to achieve the desired bandwidth and settling time is: 
 
𝑠 = 2𝜋(3501.42) 
 
Substituting for “𝑠” and the electrical elements: 
 
𝐾 = 0.47781 
 
The compensated closed loop is shown in Figure 4-11.   
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Figure 4-11 Voltage loop lead compensator closed loop response 
 
The bandwidth of 314𝐻𝑧 now meets the specification. The output also shows no overshoot at the output. 
The phase margin has jumped to 168 𝑑𝑒𝑔𝑟𝑒𝑒𝑠. The response now meets all the required specifications. 
The  
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5. Bidirectional inverter simulated results 
The inverter was simulated within MATLAB Simulink. The open loop results of the inverter DC-AC power 
flow were simulated analysing the output voltage and current. The inductor currents were then simulated 
followed by the voltage transfer ratio. The harmonic distortion was also analysed and then later the losses 
to determine the efficiency. The inverter AC-DC power flow was then taken through the same results 
analysis. Finally, the closed loop simulations were undertaken for both DC-AC and AC-DC power flows. 
All the results were simulated with dead time and parasitic elements – unless stated otherwise.  
 
5.1 DC-AC power flow open loop simulations 
 
The simulations were done with a fundamental fixed step size of 1 × 10−4𝑠 and using the 
solver: 𝑜𝑑𝑒23𝑡(𝑚𝑜𝑑. 𝑠𝑡𝑖𝑓𝑓/𝑇𝑟𝑎𝑝𝑒𝑧𝑜𝑖𝑑𝑎𝑙). The simulations were done from the Simulink models shown 
in Appendix A. All the simulations were done with a 60𝑉 DC input and 100Ω AĆ load, unless stated oth-
erwise.  
 
5.1.1 AC output voltage with a resistive load  
 
The duty cycle modulating signal used in the open loop was as analysed in Figure 3-10. Figure 5-1 shows 
the output voltage under ideal and non-ideal conditions. The inductor currents were simulated to show 
CICM operation and power flow direction.  
 
      
(a)                                                                                          (b) 
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                                               (c)                                                                                                 (d)                                   
 
 
(e)                                                                                             (f)         
Figure 5-1 Open loop results with restive load (a) output voltage without parasitic elements and dead-time (b) output 
voltage with parasitic elements and dead-time (c) FFT for output voltage with no dead time or parasitic elements (d) 
FFT for voltage with dead time and parasitic elements (e) input inductor current (f) output inductor current 
 
The output voltage is shown in Figure 5-1 (a) to be inverted as expected and it reaches the required 
320.12𝑉 at 83.23% duty cycle but overshoots by approximately 9𝑉. It is also shown to be slightly out of 
phase with the reference signal. There is a steady state error of 12% of the terminal voltage. The total 
harmonic distortion of the voltage is 9.14% as shown in Figure 5-1 (c). The voltage also shows a small 
dead band at zero crossings because of the mismatch between the converter and unfolding stages. Figure 
5-1 (b) shows that the output voltage is distorted. It doesn’t reach the required peak voltage but rather 
reaches 200𝑉 peak. The THD shown in Figure 5-1 (d) has now increased to 11.53% which is above the 
desired specification. The steady state error it has is 24% of the peak value. The dead time and parasitic 
effects lower the RMS to 141𝑉 𝑅𝑀𝑆 and lower the maximum gain to 3.33. The output voltage also shows 
a small dead band at zero crossings as a result of the dead time in the unfolding  bridge, as analysed in 
section 3.5.3, and the mismatch between the rectified voltage and the unfolding  bridge. Figure 5-1 (e) 
shows that the peak current drawn from the supply is 15𝐴. The DC average of the current is 7.42𝐴 which 
is equivalent to the battery discharge current. Figure 5-1 (f) shows the output inductor with a large high 
frequency ripple than the input inductor current. This is because of the filter capacitor designed and the 
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lower load current as analysed in section 4.3.3. Both inductor currents are continuous and positive which 
shows that they operate in CICM and the power flows from DC side to the AC side. The output power 
factor was 0.99, which is close to unity.   
 
5.1.2 AC output voltage with an inductive load 
 
The inductive load used was 50 + 𝑗15.70Ω. The output voltage and current were graphed on the same 
plot – using the code in Appendix B3 – to show the power factor. The left axis was the voltage and the 
right axis was the current. The inductor currents were also shown to indicate the power flow.  
 
    
(a)                                                                                          (b) 
 
                                                   (c)                                                                                           (d)                         
Figure 5-2 Open loop results with inductive load (a) output voltage without dead time and parasitic elements (b) out-
put voltage and current with dead time and parasitic elements (c) input inductor current (d) output inductor current 
Figure 5-2 (a) shows that the voltage has a peak voltage of 310𝑉 with a THD of 5.16% - an increase from 
the resistive load. Figure 5-2 (b) shows a voltage with peak of 187V a decrease from the resistive load. 
The lower values of voltage and higher THD values are because the inductance is frequency dependant – 
which distorts the voltage. Figure 5-2 (a) and (b) show the voltage and current are out of phase by 32𝑜. 
Because the current is lagging, the power factor is −0.85. Figure 5-2 (c) and (d) show that the inductor 
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currents reach negative values showing that the power is flowing from the AC side back to the DC side as 
analysed in section 3.2. This results in the four modes of operation as analysed in the same section.  
 
5.2 AC-DC power flow open loop simulation 
 
The AC-DC power flow simulations were also done with a Fundamental Fixed Step size of 1 × 10−4𝑠 and 
using the solver: 𝑜𝑑𝑒23𝑡 (𝑚𝑜𝑑. 𝑠𝑡𝑖𝑓𝑓/𝑇𝑟𝑎𝑝𝑒𝑧𝑜𝑖𝑑𝑎𝑙). The simulation was done from the circuit also in 
Appendix A1. As designed for in section 4.1, the reference charging voltage chosen for a 60𝑉 battery was 
74𝑉. The nominal load resistor was 12.33Ω - unless stated otherwise. This was chosen such that the bat-
tery charging current would be half the maximum charging current i.e. 6A. This is a charging rate of 0.5C 
which is the rate at which most batteries are charged. All the simulations were done with dead time, 
parasitic elements and the source inductance included – unless stated otherwise.  
 
5.2.1 Output DC voltage  
 
As per the specifications the input voltage used was √2(220) sin(2𝜋 × 50𝑡) and the load resistance was 
12.33Ω. The charging voltage reference is 74𝑉. This reference was filtered such that its settling time was 
30ms as per the design specifications. The duty cycle modulating signal used was as analysed in Figure 
3-16 during the analysis. Figure 5-3 shows 2 DC output voltage outputs each with a different set of con-
ditions to assess the effects of the AC source inductance and dead time and parasitic elements on the 
output charging voltage.  
 
       
                                                 (a)                                                                                           (b)                
Figure 5-3 AC-DC power flow DC output voltage results a) source inductance included but no dead-time and parasitic 
elements b) with parasitic elements and dead time and no source inductance 
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In Figure 5-3 (a) the output voltage is shown to settle in 24.89𝑚𝑠. This is 15𝑚𝑠 faster than the required 
settling time. It has no overshoot which is desired. It also shows large oscillations at the output which 
because of the varying duty cycle. The steady state error observed is 13𝑉 which would be insufficient to 
charge the battery. Figure 5-3 (b) shows that the output voltage has lowered to a final value of 50𝑉 with 
oscillations that are lower than observed in (a); this is because the parasitic elements and dead time affect 
the gain more than the source inductance as analysed. The settling time was 24.67𝑚𝑠 which is within the 
specifications.   
 
5.2.2 Input coupling capacitor voltage 
 
The Ćuk inverter’s AĆ-DC power flow operates in DCVM where input capacitor voltage is discontinuous. 
The voltage appearing across the capacitor was observed.  
 
 
Figure 5-4 AC-DC power flow input coupling capacitor discontinuous voltage 
 
Figure 5-4 shows that the capacitor voltage is discontinuous as designed for. The waveform shows that 
at every half cycle, there is a continuity in the voltage at the zero crossing, this is because the input voltage 
switches from positive to negative and the rate at which the inductor charges and discharges is higher 
than that of the fundamental frequency.  
 
5.2.3 Input power factor  
 
The Bidirectional inverter was designed to work in DCVM during AC-DC power flow to ensure that the 
Input power factor (PF) is as close to unity as possible to ensure high efficiency and low EMI. Having 
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observed that the circuit does operate in DCVM, the PF at the AC side during load regulation was assessed. 
In Figure 5-5 (b) the load current was varied from 3 − 12𝐴.  
 
      
                                                    (a)                                                                                           (b)                 
Figure 5-5 AC-DC input power factor during load regulation (a) power factor (b) load current 
 
The power factor in Figure 5-5 (a) is shown to decrease as the load current shown in Figure 5-5 (b) in-
creases. It decreases by an order of 1000 but still above −0.98 within the operating range of the inverter. 
The PF decreases because the system is put under more strain and the line current distorts which leads 
to the lower PF.  
 
5.3 DC-AC power flow inverter closed loop simulation results 
 
The closed loop was simulated to assess the effectiveness of the nested loop control strategy designed.  It 
was then put through a series of disturbance rejections to assess its ability to handle variations. All the 
closed loop simulations were done with dead time and parasitic elements included.  
 
5.3.1 AC output voltage with a resistive load 
 
The same conditions as the open loop simulations were kept and the closed loop simulated. The input 
voltage was kept constant at 60𝑉 and load resistor was kept at 100Ω. Figure 5-6 shows the output voltage.  
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                                                 (a)                                                                                               (b)              
 
                                                   (c)                                                                                            (d)                    
 
(e) 
Figure 5-6 Closed loop DC-AC power flow resistive load results (a) AC output voltage (b) duty cycle modulating signal 
(c) input inductor current (d) output inductor current (e) AC output voltage FFT 
 
Figure 5-6 (a) shows that the AC voltage has improved from the open loop system with dead time and 
parasitic elements. The RMS voltage observed is 219.94𝑉 and is within the required regulation specifica-
tion. The THD shown in Figure 5-6 (e) is now 1.55% which is within the required specification. The THD 
also meets all the required grid harmonic current specification as reviewed in Table 2-3 – Table 2-5 for 
various residential loads. Figure 5-6 (b) shows that the duty cycle modulating signal is shown to follow 
the ideal profile. It shows small oscillations when the duty cycle reaches its peak – this is because of the 
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parasitic elements within the circuit. There are also duty cycle spikes observed at half cycles because of 
the control action compensating for the mismatch between the converter stage and unfolding bridge 
stage and the dead time during the unfolding stage. The inductor currents shown in Figure 5-6 (c) and 
(d) have improved to show less distortion. The average current drawn from the supply is now 10𝐴. The 
output power factor is unity as expected from a resistive load.  
 
5.3.2 AC output voltage with an inductive load 
 
The same inductive load as the open loop system was used to assess the power factor and power flow 
with an inductive load. The AC voltage and current were again plotted on the same graph to illustrate the 
phase difference between voltage and current with an inductive load.  
 
     
                                                (a)                                                                                                (b)              
 
                                                (c)                                                                                                (d)                         
Figure 5-7 Closed loop DC-AC power flow inductive load results (a) AC voltage (b) duty cycle modulating signal (c) in-
put inductor current (d) output inductor current 
 
Figure 5-7 (a) shows that the phase difference between the voltage and current has improved from 32𝑜 
in the open loop, to 11𝑜 in the closed loop – this is power factor of 0.98. The duty cycle shown in Figure 
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5-7 (b) is the same as the resistive load ensuring that the voltage RMS is 219.84V – a 0.1V difference from 
the resistive load.  
 
5.3.3 Closed loop AC load and line regulations 
 
In Figure 5-8 (a), the input voltage was kept at a constant 60𝑉. The load current was then set to a maxi-
mum and the output voltage noted; the load current was then set to a minimum and the output voltage 
noted again. The output current was varied continuously from 0.91𝐴 𝑅𝑀𝑆 𝑡𝑜 4.54𝐴 𝑅𝑀𝑆, as per design 
specification, and equation (3.58) used to simulate the load regulation. In Figure 5-8 (b) the load current 
was kept constant at 2.12A RMS. The input voltage was then set to a maximum and the output voltage 
noted; the input voltage was then set to a minimum and the output voltage noted again. The input voltage 
was then varied from 60 − 70𝑉 and using equation (3.59), the line regulation was simulated.  
 
         
                                                   (a)                                                                                              (b) 
Figure 5-8 Closed loop regulations (a) load (b) line 
 
The load regulation in Figure 5-8 (a) is now shown to from −0.03% to −1.8% – which is within the re-
quired regulation range. The line regulation in Figure 5-8 (b) is from −0.03% to 0.82% – which is also 
within the required regulation range. The AC voltage fluctuation is less when the DC voltage is varying 
than when the load is varying, this is because the load regulation range is wider the line regulation range; 
and increasing the input voltage means that the control action isn’t strained and hence, the duty cycle 
modulating signal produced by the control, is better under line regulation. This also explains the ripples 
observed in Figure 5-8 (a) at higher load current values.  
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5.3.4 RMS voltage set point tracking  
 
To check for the tracking specification, the set point RMS voltage was stepped down from 
220𝑉 𝑅𝑀𝑆 𝑡𝑜 120𝑉 𝑅𝑀𝑆  at 50ms to determine the tracking ability of the control strategy.   
 
 
Figure 5-9 DC-AC power flow set point 220V to 120V RMS tracking 
 
Figure 5-9 shows that the output voltage references are tracked with no steady state error. After 50𝑚𝑠 
the peak shows to have dropped from 220𝑉 to 120𝑉.  
 
Table 5-1 RMS Reference tracking output voltage performance comparison between 120V RMS and 220V RMS 
Test Variable Ideal RMS Value (𝑽) Peak Value (𝑽) RMS (𝑽) %THD 
𝟏𝟐𝟎𝑽 RMS reference 120 169.91 119.97 1.28 
𝟐𝟐𝟎𝑽 RMS reference 220 310.75 219.94 1.55 
 
Table 5-1 shows that the system better tracks the 120𝑉 𝑅𝑀𝑆 voltage reference. This is because the 
control action doesn’t work as hard, since the duty cycle required to step to a lower RMS is lower and 
hence, the parasitic effects are less.   
 
5.3.5 Input and output disturbance rejection test 
 
The Inverter was taken through some disturbance rejection tests. The nominal input voltage used was 
60𝑉 and nominal load resistor used was 100Ω or 3𝐴 load current unless stated otherwise. The first 2 
were a load disturbance: a load addition and a removal; the next was inrush current; and the last was a 
non-linear load test.  
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i. Input voltage step 
 
The input voltage disturbance rejection was assessed by stepping the input voltage from 60𝑉 to 65𝑉 at 
50𝑚𝑠; it was then stepped from 65𝑉 to 70𝑉 at 100𝑚𝑠. This is to check how the system responds to sud-
den changes in the input voltage.  
 
      
                                                     (a)                                                                                        (b) 
Figure 5-10 Input voltage disturbance rejection (a) AC output voltage (b) DC input voltage 
 
As the input voltage is stepped, the output voltage remains constant as shown in Figure 5-10 (a). The 
harmonic distortion decreases as the voltage increases. The controller can handle input disturbances 
from the input. Table 5-2 shows these comparisons. 
 
Table 5-2 Input voltage disturbance output voltage performance comparison 
Test Variable Peak Value (𝑽) RMS (𝑽) %THD 
Ideal Voltage 311.12 220 0 
𝟔𝟎𝑽 310.85 219.94 1.55 
𝟔𝟓𝑽 310.96 219.97 1.18 
𝟕𝟎𝑽 311.19 220.14 1.04 
 
The output voltage performance improves as the input voltage increases. This is because the control ac-
tion does not work as hard when the input voltage is high. The duty cycle required to increase the peak 
decreases which lessens the effects of parasitic elements within the inverter.  
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ii. Load removal 
 
In residential system being designed for, a sudden decrease in the load current results from switching off 
lights or other equipment, within the critical loads panel. A 200Ω resistor was added at 50𝑚𝑠 of the sim-
ulation to decrease the load current and observe the system response.   
 
          
                                                    (a)                                                                                          (b) 
Figure 5-11 Load removal disturbance rejection test a) voltage b) current 
 
Figure 5-11 (a) shows that the voltage does not change i.e. the control loop rejects the load addition and 
ensures that the output voltage is at the required peak. Figure 5-11 (b) shows the output current de-
creases from 3𝐴 to 1𝐴 peak. Table 5-3 shows the comparisons. 
 
Table 5-3 Load disturbance output voltage performance comparison between 100 and 200Ω load resistors 
Test Variable Peak Value (𝑽) RMS (𝑽) %THD 
Ideal Voltage 311.12 220 0 
𝟐. 𝟏𝟐𝑨 Load 310.85 219.94 1.55 
𝟎. 𝟗𝑨 Load 311.19 220.04 1.12 
 
The lighter load performs better than the heavier load. This is largely due to the fact that in section 3.6.1 
it was shown that the larger the load resistor compared to the parasitic inductor resistors, the higher the 
gain attained by the inverter.  
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iii. Load addition 
 
A 50Ω resistor was removed from the output at 50𝑚𝑠 to increase the load to rated current and the output 
voltage and current were shown.  
 
        
                                                     (a)                                                                                        (b) 
Figure 5-12 Load addition disturbance rejection a) voltage b) current 
 
Although the voltage in Figure 5-12 (a) rejects the load current sudden change, it is shown to have a larger 
steady state error and ripples at the peak values when operating at rated current. The current in Figure 
5-12 (b) increases accordingly due to less resistance at the load output. The current is small ripples at 
rated AC current.  
 
Table 5-4 Load disturbance output voltage performance comparison between a 100 and 50-ohms load resistor 
Test Variable Peak Value (𝑽) RMS (𝑽) %THD 
Ideal Voltage 311.12 220 0 
𝟐. 𝟏𝟐𝑨 Load 310.85 219.94 1.55 
𝟒. 𝟒𝟓𝑨 Load 310.63 219.73 2.19 
 
Table 5-4 shows that the inverter performs better under the lighter load as discussed in the previous sub-
section. Although at it doesn’t perform as well at rated current, it still meets the required specification. 
 
iv. Inrush current 
 
The system was tested for handling of inrush currents at 50𝑚𝑠 in Figure 5-13. The system used to simu-
late inrush currents was an H-bridge diode with a RC load of 100 − 𝑗25.16Ω. This is because the H-bridge 
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has a square wave transfer function as shown in the analysis. As such, the current jumps from a low to 
high value quickly. The sum of the inductor currents was limited to a maximum of 70𝐴 and a minimum 
of −20𝐴 in the control saturation block.  
 
  
             (a)                                                                                           (b) 
Figure 5-13 Inrush current disturbance test (a) voltage (b) current 
 
Figure 5-13 (a) shows that the voltage deforms at 50𝑚𝑠 when the inrush current is introduced. The con-
troller ensres that the voltage recovers within half a period as shown. The current in Figure 5-13 (b) is 
shown to have a large spike of 8𝐴 at 50𝑚𝑠 but recovers also in less than half the period. The controller 
shows that it can handle inrush currents.  
 
v. Non-linear load  
 
A non-linear load in Figure 5-14 was added at the output instead of the linear resistor to determine the 
ability of the controller to provide regulated RMS line output voltage to a non-linear load such as TV. The 
non-linear load was modelled using a full bridge rectifier with a shunt 400Ω load resistor.   
 
            
                                                     (a)                                                                                       (b) 
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(c) 
Figure 5-14 Non-linear load disturbance test (a) output voltage (b) output current (c) output voltage FFT 
 
Figure 5-14 (a) shows that the output voltage still provides the required line voltage with minimal steady 
state error and harmonic distortion. The settling time for the load output voltage also increased to 15𝑚𝑠; 
this is still within the required specification. The THD shown in Figure 5-14 (c) has increased to 1.66% 
from the linear load. and the steady state error is 1.12𝑉. The current in Figure 5-14 (b) shows the non-
linearity and a peak amplitude of 5𝐴.  
 
5.4 AC-DC power flow closed loop simulation results 
 
The closed loop was designed to solve the short-comings of the open-loop. Like the DC-AC power flow, 
the AC-DC power flow was also subjected to various input and output disturbances. All the closed loop 
simulations were done with dead time, parasitic elements and the AC source inductance included unless 
stated otherwise.  
 
5.4.1 Line voltage and current  
 
This simulation shows reverse power flow capability of the bidirectional inverter. The line voltage of 
200𝑉 𝑅𝑀𝑆 was scaled down by a factor of a 100 – since it is larger than the line current – to clearly show 
the phase difference between the two signals. Dead time and parasitic elements and the AC source in-
ductance were neglected. The inductor currents were also simulated to show the direction of power flow.  
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(a) 
 
                                                 (b)                                                                                               (c)   
Figure 5-15 AC-DC power flow (a) line voltage and current (b) input inductor current (c) output inductor current 
 
Figure 5-15 (a) shows that the line current is distorted near the peaks. line voltage and current are out of 
phase by approximately 562.03µ𝑠 which is a power factor of approximately −0.9844. This shows that the 
power is currently flowing from the AC source back to the battery. Of all the power delivered by the AC 
source, only 0.00001𝑊 is reactive power. Figure 5-15 (b) and (c) shows that the inductor currents are 
negative indicating that the power flows from the AC side back to the battery.  
 
5.4.2 Output DC voltage  
 
The plots in Figure 5-16 were tested at a 12.33Ω load resistor and 220𝑉 𝑅𝑀𝑆 AC line voltage.  
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(a)                                                                                              (b) 
Figure 5-16 AC-DC power flow closed loop output voltage (a) with source inductance and not dead time and parasitic 
elements (b) with dead time and parasitic elements and no source inductance 
 
The output voltage in Figure 5-16 (a) is shown to track the reference voltage with a 0.24𝑉 steady state 
error. The settling time is 32.89𝑚𝑠 which is within the desired specification. The oscillations at the output 
have been reduced. The output voltage in Figure 5-16 (b) settles faster at 29.98𝑚𝑠 with a steady state 
error of 0.35𝑉. The voltage shows a slight increase in oscillations. The control therefore ensures a con-
stant regulated charging voltage for the battery.  
 
5.4.3 Output voltage set point tracking   
 
The inverter was also put through some set point changes to check its ability to track various steps, 
(64𝑉, 74𝑉, 84𝑉).   
 
 
Figure 5-17 Closed loop voltage set point tracking 
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The output voltage waveform set point in Figure 5-17 tracks the set points. For the first 70𝑚𝑠, a 74𝑉 set 
point is tracked with little steady state error and no overshoot. The 64V step is shown to settle the slowest 
and the 84𝑉 step settles the fastest. The ripple for the 84𝑉 step is more significant than the other steps.  
Table 5-5 shows the performance comparison between the step changes.  
 
Table 5-5 Voltage step tracking output voltage performance comparison 
Step references Steady state error (V) Settling time (ms) % Ripple 
64V 0.21 45.22 0.9 
74V 0.25 32.98 1.2 
84V 0.56 29.54 2.26 
 
The 64V step has the lowest steady state error and slowest settling time but the ripple at the output is 
smallest with this step. The 84𝑉 step has the largest steady state error and fastest settling time. This is 
because a smaller input voltage is used for a higher reference; this increases the duty cycle required to a 
point where the effect of parasitic elements is largest.  
 
5.4.4 Disturbance rejections tests 
 
There were two disturbance tests that were done. The first was a load disturbance test based on stages 
of charging a battery and the last was an inrush current test.  
 
i. DC load current disturbance rejection assessment 
 
In Figure 5-18 (b) the load current was stepped from 3𝐴 to 6𝐴 charging current and then decayed back 
to 3𝐴 to observe the charging voltage when the charging current of the battery changes.  
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                                                  (a)                                                                                           (b) 
Figure 5-18 DC load charging current disturbance rejection (a) charging voltage (b) charging current  
 
The DC voltage in Figure 5-18 (a) is also shown to have improved from the open loop. The charging volt-
age is now constant regardless of the charging current used. Table 5-6 shows the performance compari-
son between the different charging stages.  
 
Table 5-6 Charging stages simulation performance comparison 
 Steady state error (V) Settling time (ms) %Ripple 
Pre-charge 0.09 42 0.1 
Constant Current 0.24 - 1.2 
Constant Voltage 0.14 - 0.6 
 
The inverter is shown to perform the best during the pre-charge stage because of the lighter load. All the 
stages met the required performance specifications.  
 
ii. Inrush current disturbance test 
 
So far, the disturbance tests were done during steady state but, when AC is rectified back into DC power, 
there are some inrush currents at start-up if the AC voltage is applied suddenly using contacts – this leads 
to a large surge power at the input. This test investigates the ability of the inverter and control to com-
pensate for these inrush currents. The initial condition of the filer capacitor was set to zero.   
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                                                   (a)                                                                                          (b) 
Figure 5-19 Inrush current disturbance rejection (a) output voltage (b) output current 
 
The output voltage in Figure 5-19 (a) is shown to reject and changes in the response. It still tracks the 
output voltage reference with a steady state error of 0.85𝑉. The settling time has increased to 36.54ms 
because of the inrushing current. The output current in Figure 5-19 (b) is shown to have an overshoot of 
33.3% of the final current value which settles in 20ms. The current overshoot is above the required spec-
ification but within the maximum charging current of 12𝐴 for the battery.  
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6. Bi-directional inverter experimental re-
sults 
The bidirectional inverter was built in the experimental and the practical results were detailed below. 
The experimental testing was made as close as possible to the simulated testing.  
 
6.1 Experimental testing overview 
 
The experimental set up and test procedure was detailed here. The set up was described in terms of a 
block diagram. 
 
6.1.1 Experimental set-up 
The Ćuk inverter system shown in Figure 6-1 was built on a Vero-board for easy manipulation. A DSPACE 
CP1104 digital signal processing unit was used. The unit has both digital and analogue input and output 
(I/O) pins.  
 
 
Figure 6-1 Experimental set up 
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The block diagram for the experimental set up Figure 6-1 is shown in Figure 6-2.  
 
 
 
Figure 6-2 Experimental set up block diagram 
 
It was interfaced with MATLAB Simulink through the Real-Time Interface. The Ćuk inverter output sig-
nals are converted into analogue signals and inputted into the DSPACE unit and then viewed on MATLAB 
Simulink. Simulink produces the duty cycle modulating signal which is the compared to high frequency 
oscillator carrier signal to produce the required pulses for the switches as shown.  
 
6.1.2 Inverter testing strategy 
 
The Bidirectional inverter was tested under the consideration of 3 controlled variables. These variables 
are the only variables that can be changed at the discretion of the designer to emulate the real-world 
133 
 
conditions. As they vary, they affect the performance of the inverter – as analysed in 3.4 – They were 
discussed in more detail. 
 
i. Load power 
 
The load power was controlled by adjusting the DC or AC load current for the bidirectional inverter. As it 
varied, it affected the output voltage, %THD and efficiency of the inverter. This is because in real systems 
the load power is not constant all the time. Based on the demand in a typical residential AC load, the 
output power delivered by the inverter will also vary.  
 
ii. DC line voltage 
 
The line voltage can be controlled easily by varying the voltage source. In real systems, the Line voltage 
fluctuates from a maximum to a minimum depending on the conditions that affect the energy source such 
as age and ambient temperature where it’s operating. This fluctuation will affect the efficiency, power 
output and %THD of inverter.  
 
iii. Duty cycle 
 
The maximum duty cycle also varies depending on what the requirements are, to keep the load regulated. 
As it varies, it also affects the gain, output voltage and mostly efficiency due to the poor switch utilisation 
at higher duty cycles. 
 
6.2 Switching scheme results 
 
The bidirectional inverter was designed such that the switches operate using zero-voltage switching to 
reduce the switching losses and so that during AC-DC power flow discontinuous capacitor voltage mode 
can be achieved.  
 
6.2.1 IGBT switching signals 
 
The switching signals for the IGBT with dead time included are shown in Figure 6-3.  
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Figure 6-3 Ćuk-Converter switching signals with dead time inserted 
 
The switching signals are shown to be conjugates of one another. They show that they are never both ON 
at the same time due to the dead time. The shown resonant spikes which are small and only last for a 
short time. Also, they do not affect the switches drain to source voltage. These spikes are caused by the 
dead time.  
 
6.2.2 Converter stage IGBT drain-source voltage and current 
 
The IGBT converter switch’s drain to source voltage and current were tested to observe the designed 
switching scheme.  
 
Figure 6-4 Bi-directional inverter switching voltage and current waveforms 
 
Figure 6-4shows the switch voltage at a peak of 65𝑉 and the switch current at a peak of 27.89𝐴, it shows 
that the zero-voltage switching was not achieved. There is still an overlap between the switch voltage and 
switch current during the switch’s ON-OFF region. The figures also show a small leakage current of 13𝑚𝐴 
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during switch ON. The ON-state voltage is shown to be 0. 09𝑉. Table 6-1 shows rise and fall times of the 
converter stage IGBTs.  
 
Table 6-1 Converter stage IGBT switching time characteristics 
 𝒕𝒓𝒊𝒔𝒆(𝒏𝒔) 𝒕𝒇𝒂𝒍𝒍(𝒏𝒔) 
Drain to source voltage 116.33 95.68 
Drain to source current 184.05 249.72 
 
These times under achieved ZVS would be zero. The ON-OFF State losses are given by the voltage rise 
time and the current fall time. The OFF-ON State losses are given by the voltage fall time and the current 
rise time. Table 6-2 shows the Unfolding bridge switching time characteristics. 
 
Table 6-2 Unfolding bridge IGBT switching time characteristics 
 𝒕𝒓𝒊𝒔𝒆(𝒏𝒔) 𝒕𝒇𝒂𝒍𝒍(𝒏𝒔) 
Drain to source voltage 378.15 239.38 
Drain to source current 539.75 758.34 
 
The rise and fall overlap times for the Unfolding bridge IGBTs are shown to be higher than those during 
the converter stage IGBTs. This is because they are switched at a lower frequency, but they dissipate less 
power since the output current is much lower than the input current since the inverter is steeping up and 
the fundamental Grid frequency is also lower than the carrier frequency.  
 
6.2.3 IGBT switching losses 
 
The losses associated with the switch were tabulated and calculated using the parameters discussed in 
the previous section, Table 6-1 and Table 6-2; and the equations as analysed in 3.7.1i – the losses were 
calculated.  
Using (3.120), the losses during the period OFF-ON of the switch are: 
 
𝑃𝑐(𝑜𝑛) = 167.40𝑚𝑊 for 𝑆𝑎 and 𝑆𝑏;  and 𝑃𝑐(𝑜𝑛) = 4.69𝑚𝑊 for 𝑆𝑐 , 𝑆𝑓 , 𝑆𝑒 , 𝑆𝑑 
 
Using (3.121), the losses during the period ON-OFF of the switch are: 
 
𝑃𝑐(𝑜𝑓𝑓) = 237.93𝑚𝑊 for 𝑆𝑎 and 𝑆𝑏;  and 𝑃𝑐(𝑜𝑓𝑓) = 9.31𝑚𝑊 for 𝑆𝑐 , 𝑆𝑓 , 𝑆𝑒 , 𝑆𝑑 
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Using (3.122), the ON-State losses because of the switch voltage not reaching zero but reaching a mini-
mum of 0.09V during the ON time on the switch are: 
 
𝑃𝑜𝑛 = 7.94𝑊 for 𝑆𝑎 and 𝑆𝑏;  and 𝑃𝑜𝑛 = 3.21𝑊 for 𝑆𝑐 , 𝑆𝑓 , 𝑆𝑒 , 𝑆𝑑 
 
Using (3.123), the losses due the leakage current during switch OFF are: 
 
𝑃𝑜𝑓𝑓 = 845𝑚𝑊 for 𝑆𝑎 and 𝑆𝑏;  and 𝑃𝑜𝑓𝑓 = 589𝑚𝑊 for 𝑆𝑐 , 𝑆𝑓 , 𝑆𝑒 , 𝑆𝑑 
 
The losses shown above account for approximately 28𝑊 of power loss. This power-loss is mainly due to 
the ON-State voltage of the switch which was not at zero volts during switch ON.  
 
6.3 DC-AC power flow inverter open loop experimental results 
 
All the experimental results include dead time and parasitic elements due to the practical elements being 
used. Instead of batteries as designed for, a DC power supply used due to a shortage of batteries. Only the 
resistive and inductive load testing was done during the open loop because the simulations already 
showed that the open loop regulation tests were poor – this was to avoid redundancy. The inductor cur-
rents were obtained from the LEM modules and viewed in Simulink through the DSPACE unit.  
 
6.3.1 AC output voltage with resistive load 
 
The output voltage and current were tested for using an input voltage of 65𝑉 because an input voltage of 
60𝑉 produced less than adequate results during the preliminary testing because of the high DC resistance 
of the wires and inductors; and a load resistor of 100Ω. The input side included a coupling capacitor of 
3.1𝑚𝐹 due to the unregulated input current during the experimental testing.  
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                                                  (a)                                                                                              (b)                      
                                                       
                
                                                   (c)                                                                                             (d) 
Figure 6-5 DC-AC inverter output experimental results (a) voltage (b) current (c) input inductor current (d) output 
inductor current 
 
Figure 6-5 (a) and (b) show that the output voltage and current are both sinusoidal but are deformed and 
have noise. The output voltage reaches a peak of 187.23𝑉 instead of 311.13𝑉 – an RMS value of 132𝑉. 
The maximum gain attained by the open loop system is 2.87. The THD shown in Figure 6-5 (b) is 35.14% 
- which is above the desired specification. This distortion is caused by the dead bands at zero crossings. 
These dead bands are more significant than those during the simulations. They are caused by the dead 
time during the unfolding stage and the mismatch between the converter and unfolding stages. This dead 
band is approximately 2.5𝑚𝑠. Figure 6-5 (c) and (d) show that both input and output inductor currents 
are continuous as designed for. The input inductor shows the lower current drawn from the supply. The 
power is still flowing from the DC supply to the AC load. Although there is a high distortion in the voltage 
and current waveforms, the power factor is still 0.98.  
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6.3.2 AC output voltage with an inductive load 
 
An inductive load of  50.35 + 𝑗19.92Ω was used. This was close to the inductive load used during the 
simulations but also included the inductor ESR. The waveforms were then observed.  
 
 
(a) 
 
 
                                                  (b)                                                                                              (c)                     
Figure 6-6 DC-AC power flow inductive load results (a) voltage and current (b) input inductor current (c) output in-
ductor current 
 
Figure 6-6 (a) shows the voltage and current with a phase difference of 35𝑜 – a lagging power factor of 
−0.82. This slightly lower than the simulated results. The inductor currents in Figure 6-6 (b) and (c) 
shows the reverse power flow.  
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6.4 AC-DC power flow experimental results 
 
The reverse power flow was tested and inherently, the source inductance and parasitic elements could 
not be ignored. The output voltage and current were tested for first and then the coupling capacitor volt-
age was assessed.  
 
6.4.1 Output voltage  
 
An AC power supply was used as an input source and a DC resistive load of 12.33Ω to emulate the bat-
tery’s behaviour when it charges at 0.5C which gives a charging current of 6A. The RMS input voltage was 
set to 220V.  
 
 
(a) 
 
 
                                                (b)                                                                                              (c)                      
Figure 6-7 AC-DC power flow open loop output results (a) DC output voltage (b) input inductor current (c) output in-
ductor current 
 
Figure 6-7 (a) shows the output voltage only reaches a steady state value of 45.15𝑉. The voltage also 
shows larger ripples of about 7𝑉. The settling time is also slow only settling in 200𝑚𝑠.  
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Table 6-3 Inverter DC-AC performance comparison between the expected and actual output voltage 
Input Step references Steady State 
error (𝑽) 
Settling time 
(𝒎𝒔) 
% Output rip-
ple 
Ideal Output Voltage 0 30 2 
Actual output voltage 29.85 198.14 16 
 
Table 6-3 shows how the output voltage doesn’t meet any of the required specifications. The ripple differs 
by 14% and the charging voltage is off by 29𝑉 with a high ripple due to the line losses, the decoupling 
capacitor and the filtering at the output. 
 
6.4.2 Coupling capacitor voltage  
 
The voltage appearing across the coupling capacitor is shown in Figure 6-8.   
 
 
Figure 6-8 Coupling capacitor voltage 
 
The voltage across the capacitor is discontinuous except at half cycles where it is continuous for 120us. 
This is due to the zero-crossing dead band discussed earlier. This continuity observed is larger than the 
continuity observed during simulations due to the practical dead time. 
 
6.5 DC-AC power flow inverter closed loop experimental results 
 
The inverter was then taken through a closed loop control analysis. The continuous time control loop was 
discretised using the backward difference equation. The sample time used was 1 × 10−5 which is an in-
teger multiple of the fundamental frequency used in the system. The discretised model of the control can 
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be found in Appendix B. The output voltage and current were first tested for; then the load and line reg-
ulations and the last subsection was reserved for disturbance rejection tests.  
 
6.5.1 Output voltage  
 
The input voltage was kept constant at 65V as done with the open loop experimental results.  
 
 
(a) (b) 
 
                                                 (c)                                                                                              (d)                   
 
(e) 
Figure 6-9 Closed loop output performance (a) AC voltage (b) duty cycle modulating signal (c) input inductor current 
(d) output inductor current (e) AC output voltage FFT 
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Figure 6-9 (a) shows that the output voltage now follows the reference voltage with no steady state error. 
The noise at the output has also significantly reduced in comparison to the open loop simulation; the 
effects of the decoupling capacitor were greatly negated by the control. The output voltage reaches a peak 
of 310.12V and an RMS value that is required at the output of the inverter. The THD of the inverter is at 
3.28% from 34% in the open loop experimental results. This THD reduction value is within the required 
standard. The settling time for the inverter is approximately 1ms. The dead band observed at the zero 
crossing of the open loop experimental results has been reduced, this is because the control was designed 
to handle non-linearities. The duty cycle in  Figure 6-9 (b) reaches a peak of 84.36% which is required to 
produce the output voltage. This is slightly lower than the duty cycle peak for the simulated models. This 
is because a higher voltage was used since at 60V, the inverter is unable to produce the required results 
due to the high voltage drop across the wiring and components of the experimental set up. At duty cycles 
higher than this value, the output voltage produced has high harmonics and is severely distorted. At half 
cycles the duty cycle signal shows a jump, which is to compensate for the zero-crossing dead band ob-
served in the open loop.   
 
6.5.2 AC performance as a function of AC load power 
 
The inverter current source was varied from an RMS amperage of 0.91𝐴 𝑡𝑜 4.54𝐴 and the input voltage 
was kept constant at 65V. Table 6-4 shows the efficiency, output voltage THD and load regulation as the 
AC load power varies.  
Table 6-4 Inverter DC-AC performance with varying load power 
𝒊𝑨𝑪,𝑹𝑴𝑺 𝑽𝑨𝑪,𝑹𝑴𝑺 𝑷𝑨𝑪 %𝒆𝒇𝒇 %𝑻𝑯𝑫 %𝑳𝒐𝒂𝒅 𝒓𝒆𝒈 
0.916 220.001 201.521 64.214 3.245 -2.669 
1.548 219.985 340.537 68.141 3.854 -2.669 
2.058 219.940 452.637 78.148 4.125 -2.669 
2.541 219.870 558.690 81.234 4.543 -2.670 
3.015 218.420 658.536 79.585 4.698 -2.688 
3.512 218.102 765.974 70.246 4.785 -2.692 
4.069 217.160 883.624 62.141 4.859 -2.704 
4.539 216.129 971.932 53.115 5.001 -2.742 
 
Based on Table 6-4, the following graphs were plotted to show the relations between them and varying 
load current.  
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(a) 
           
                                                   (b)                                                                                              (c)         
Figure 6-10 DC-AC power flow performance with varying load current (a) efficiency (b) THD (c) load regulation 
 
Figure 6-10 (a) shows that the efficiency only reaching a high of 81% efficiency. The efficiency then grad-
ually increases to reach a peak at around 2.12A – the operating point of the inverter. After this point the 
efficiency starts to drop off reaching a low of 74%. Figure 6-10 (b) shows the harmonic distortion in-
creases with load power. It peaks at 5.1% which is still within the required THD standard. Figure 6-10 (c) 
shows that the load regulation is within the required standards.   
 
6.5.3 AC performance as a function of DC line voltage 
 
The input voltage was varied from 60 𝑡𝑜 70𝑉 and the load current kept constant at 2.12𝐴 𝑅𝑀𝑆, dead time 
at 2.7𝑢𝑠. Table 6-5 shows the efficiency, output voltage ripple and the %THD during line voltage varia-
tions.  
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Table 6-5 Inverter DC-AC performance with varying DC input voltage 
𝑽𝑫𝑪(𝑽) 𝑽𝑨𝑪,𝑹𝑴𝑺(𝑽) 𝑷𝑨𝑪(𝑾) %𝒆𝒇𝒇 %𝑻𝑯𝑫 %𝑳𝒊𝒏𝒆 𝒓𝒆𝒈 
60.001 215.290 456.415 74.524 5.438 2.264 
61.025 216.278 458.509 74.685 5.106 2.254 
62.012 217.012 460.065 75.001 4.982 2.246 
63.102 217.226 460.519 78.214 4.856 2.244 
64.035 218.950 464.174 79.241 4.685 2.227 
65.154 219.870 466.124 81.245 4.523 2.217 
66.012 219.987 466.372 81.325 4.215 2.216 
67.014 220.001 466.402 81.423 4.124 2.216 
68.235 220.011 466.423 81.689 3.866 2.216 
69.023 220.012 466.425 81.965 3.803 2.216 
70.002 220.165 466.750 82.236 3.752 2.214 
 
The following graphs show the efficiency, THD and line regulation  
 
 
(a) 
             
                                                (b)                                                                                                      (c)             
Figure 6-11 DC-AC power flow performance with varying input voltage (a) efficiency (b) THD (c) line regulation 
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The graph in Figure 6-11 (a) shows that as the input voltage increases, so does the efficiency. The effi-
ciency is lowest at 60𝑉 input and reaches a peak of 79% around the nominal operating point of the in-
verter at 65V input voltage and 2.12𝐴 load current. This can be expected because the higher the input 
voltage, the lower the duty cycle needed to achieve the required RMS voltage value at the output. When 
the duty cycle is lower, the parasitic effects are also lower leading to less losses in gain at the output.  
Figure 6-11 (b) shows that the harmonic distortion improves as the input voltage rises. It is between 
5.5% and 3.3% which is an accepted standard. Figure 6-11 (c) shows that the line regulation is within the 
required specifications.   
 
6.5.4 RMS reference set-point tracking 
 
The set point in the control loop was changed from 220𝑉 𝑅𝑀𝑆 to 120𝑉 𝑅𝑀𝑆 at 1.5𝑠 to test the tracking 
ability of the built inverter and digital control. The input voltage was kept constant and the load current 
was also unchanged.  
 
 
Figure 6-12 Bidirectional inverter set point tracking 
 
Figure 6-12 shows that the set points were tracked with minimal steady state error. Table 6-6 shows the 
comparison between the two set points.  
 
Table 6-6 Inverter DC-AC voltage comparison between 𝟏𝟐𝟎𝑽 𝑹𝑴𝑺 and 𝟐𝟐𝟎𝑽 𝑹𝑴𝑺 reference voltages 
Test Variable Ideal Peak Value (𝑽) Peak Value (𝑽) RMS (𝑽) %THD 
𝟏𝟐𝟎𝑽 𝑹𝑴𝑺 Reference 170 169.89 119.42 3.15 
𝟐𝟐𝟎𝑽 𝑹𝑴𝑺 Reference 311.12 310.17 216.46 3.28 
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The 120𝑉 output voltage reference had a steady state error of 0.11𝑉 and the 220𝑉 has a 0.95𝑉 steady 
state error. The THD has increased significantly in comparison to the simulated results.  
 
6.5.5 Disturbance rejection tests 
 
The inverter was put through the same disturbance tests as the simulated results. The first two were load 
disturbances; then input voltage disturbance and then finally, the steady state inrush current test.  
 
i. Load addition disturbance rejection test 
 
The AC load current was stepped up from 2.12𝐴 𝑅𝑀𝑆 to the rated current of 4.54𝐴 𝑅𝑀𝑆 at time 3.05𝑠. 
Figure 6-13 shows the voltage and current.  
 
           
                                                  (a)                                                                                               (b)  
Figure 6-13 Load addition disturbance rejection output results (a) voltage (b) current 
 
Figure 6-13 (a) shows that the control successfully rejected the sudden load increase. Figure 6-13 (b) 
shows the load current changes appropriately and increases due to the load addition. The output voltage 
slightly overshoots after the load removal and shows some steady state error at rated load.  
 
Table 6-7 Inverter DC-AC load addition disturbance test voltage comparison between nominal and rated load 
Test Variable Peak Value (𝑽) RMS (𝑽) %THD 
Ideal Voltage  311.12 220 0 
𝟐. 𝟏𝟐𝑨 Load 310.36 219.46 3.28 
𝟒. 𝟓𝟒𝑨 Load 308.63 216.24 5.02 
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Table 6-7 shows that the THD rises as the load power increases. It peaks at 5.01%, when the load power 
is approximately 970𝑊. The higher load power also shows a positive steady error and increased ripples 
at the output.  
 
ii. Load removal disturbance rejection test 
 
The AC load current was stepped down from 2.12𝐴 𝑅𝑀𝑆 to 0.913𝐴 𝑅𝑀𝑆 at time 4.08𝑠. The output voltage 
was observed.  
 
         
                                                 (a)                                                                                            (b) 
Figure 6-14 Load removal disturbance rejection output results (a) voltage (b) current 
 
The output voltage in Figure 6-14 (a) is shown to not be affected by the disturbance. The output current 
in Figure 6-14 (b) is shown to have significant ripples. This is due to the quantisation of the ADC. The 
filter of the output currents also plays a role in the ripples seen.  
 
Table 6-8 Inverter DC-AC load removal disturbance test voltage comparison between nominal and minimum load 
Test Variable Peak Value (𝑽) RMS (𝑽) %THD 
Ideal Voltage  311.12 220 0 
𝟐. 𝟏𝟐𝑨 Load 310.36 219.46 3.28 
𝟎. 𝟗𝟏𝟑𝑨 Load 311.24 220.08 2.75 
 
Table 6-8 shows that the THD has decreased significantly to 3.27% from 4.53% and the steady state error 
has also gone down to just 0.2𝑉 due the lighter load of the system.  
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iii. Input voltage disturbance test 
 
The input voltage was changed from 65𝑉 to 70𝑉 at time 1.5𝑠 to assess the ability of the control to handle 
sudden changes in the input voltage.  
 
       
                                                   (a)                                                                                            (b) 
Figure 6-15 Input voltage step disturbance rejection (a) AC voltage (b) Input voltage 
 
Figure 6-15 (a) shows that the output voltage is undisturbed. The voltage shows a reduction in ripples 
after the step increase. The input voltage in Figure 6-15 (b) shows the large ripples at the input due to 
the current drawn by the decoupling capacitor. Table 6-9 summarises the performance between the two 
input voltage levels.   
 
Table 6-9 Inverter DC-AC input voltage disturbance test voltage comparison 
Test Variable Peak Value (𝑽) RMS (𝑽) %THD 
Ideal Voltage  311.12 220 0 
𝟔𝟓𝑽 Step 310.36 219.46 3.28 
𝟕𝟎𝑽 Step 311.45 220.14 3.62 
 
The table shows that the performance improves as the input voltage increases. The THD decreases by 
25% from the lower to the higher input voltage. This is because the higher the input voltage, the lower 
the duty cycle required to achieve the desired AC voltage; and the lower the duty cycle, the better the 
performance since the parasitic elements affect the gain at higher duty cycles.   
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iv. Steady state inrush currents 
 
The inrush currents at steady state for the inverter were tested. The rectifier load used was 50 −
j0.000125µΩ and it was introduced at 5.07𝑠. The inductor currents were limited between 70𝐴 and −20𝐴.  
 
        
(a) (b)  
Figure 6-16 AC Load steady state inrush currents disturbance test (a) AC voltage (b) AC current 
 
The load current in Figure 6-16 (b) is shown to distort and overshoot to a value of 8𝐴. It then settles in 
the next cycle. the output voltage in Figure 6-16 (a) also distorts but not as much as the current. The 
voltage settles within half a period, twice as fast in settling time as the current.  
 
6.6 AC-DC power flow closed loop experimental results 
 
The closed loop reverse power is presented in this section. The control loop didn’t change and neither 
did the controller used. All the switches in the Unfolding bridge were switched off and the signals in the 
Ćuk converter were swapped between the input and output switches. This enabled the power to flow 
from the AC to the DC side. The output voltage and current were first tested. The load regulation was also 
checked, and the efficiency was tested. Finally, the disturbance rejection was tested.  
 
6.6.1 AC input line voltage and current  
 
The line current of the input AC source was shown below under a load current of 6𝐴 to assess the power 
flow and current harmonic distortion at the input in alignement with grid standards.  
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Figure 6-17 Input line current 
 
Figure 6-17 shows that although the input line current still shows some distortion, it has improved from 
the open loop results; the THD is 6.78%. A power factor of −9.548 is achieved at the input. This power 
factor is within the desired specifications.  
 
6.6.2 DC output voltage 
 
The input AC voltage was kept constant at 220𝑉 RMS and a 12.33Ω load resistor was used to emulate a 
charging current of 6𝐴. The output voltage was observed.   
 
      
(a)  (b)  
Figure 6-18 AC-DC power flow output voltage experimental results (a) voltage (b) duty cycle modulating signal 
 
The output voltage in Figure 6-18 (a) is shown to have improved in its steady state value. The settling 
time has also improved and is now faster. The ripple is significant but less than the open loop. There is 
now a noticeable overshoot at the output voltage. This overshoot results as the control action tries to 
quicken the dynamic response of the system. The table below shows the ideal comparison. The duty cycle 
in Figure 6-18 (b) is shown to reach a low of 0.18. The duty cycle settles after 6 cycles as shown which is 
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equivalent to approximately 60𝑚𝑠. There are significantly ripples shown which are due to the transducer 
filtering. The signals also show small spikes resulting from transducer filtering.  
 
Table 6-10 AC-DC voltage comparison between actual and ideal voltage 
 Steady state error (𝑽) Settling time (𝒎𝒔) % Output ripple 
Ideal Output Voltage 0 40 2 
Actual output voltage 0.45 61.06 5.12 
 
Table 6-10 that the steady state error reached by the voltage is 1.45𝑉 which is significantly less than th 
open loop system. The settling has improved to 61.06𝑚𝑠 which is 20𝑚𝑠 slower than the required. Any 
faster than this and the system would overshoot significantly. The ripple at the output has also dropped 
to 5.12% which is still higher than the expected but lower than the open results. The overshoot is 13.83% 
of the steady state value and is within the desired specifications.  
 
6.6.3 AC-DC performance as a function of DC load power 
The load resistor was replaced with an electronic load. With the input line AC voltage kept constant at 
220𝑉 RMS, the load current was varied from the minimum charging current of 3𝐴, to the maximum charg-
ing current of 12𝐴. This test was done to assess the performance of the inverter at different charging 
currents. Table 6-11 shows the performance characteristics of the inverter as the load current varies. For 
the regulation column, equation (3.58) was used.  
 
Table 6-11 AC-DC power flow performance with load varying load power 
𝒊𝑫𝑪(𝑨) 𝒊𝑨𝑪(𝑨) 𝑽𝑫𝑪(𝑽) 𝑷𝑫𝑪(𝑾) 𝑷𝑨𝑪(𝑾) %𝒆𝒇𝒇 %𝒓𝒊𝒑𝒑𝒍𝒆 
𝑺𝒆𝒕𝒕𝒍𝒊𝒏𝒈 
𝒕𝒊𝒎𝒆 (𝒎𝒔) 𝑷𝑭 %𝑻𝑯𝑫 %𝒓𝒆𝒈 
3.00 1.44 73.90 221.76 316.25 70.12 5.13 61.06 0.95 3.92 -2.38 
4.03 1.90 73.90 297.45 417.43 71.26 5.29 61.51 0.95 4.10 -2.38 
5.00 2.26 73.95 369.91 498.15 74.26 5.31 61.65 0.95 4.52 -2.38 
6.04 2.69 74.01 446.66 592.63 75.37 5.59 61.81 0.96 4.98 -2.37 
7.02 3.15 74.04 519.95 693.26 75.00 5.91 61.97 0.96 5.21 -2.37 
8.12 3.68 73.99 600.82 809.33 74.24 6.01 62 0.96 5.34 -2.37 
9.01 4.32 73.88 665.87 950.93 70.02 6.13 62.24 0.97 5.78 -2.38 
10.02 4.85 73.79 739.55 1067.81 69.26 6.09 62.07 0.97 6.01 -2.38 
11.02 6.12 73.63 811.57 1347.11 60.25 6.35 62.2 0.97 6.09 -2.39 
12.00 6.67 72.14 865.54 1466.66 59.01 6.40 62.15 0.97 6.10 -2.44 
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                                                (a)                                                                                                     (b)                   
                 
                                                   (c)                                                                                                  (d)          
         
                  
                                              (e)                                                                                                        (f)                           
Figure 6-19 AC-DC power flow performance as a function of load current (a) efficiency (b) ripple (c) settling time (d) 
power factor (e) line current THD (f) load regulation 
 
Figure 6-19 (a) shows that the efficiency decreases as the load power increases. It reaches a maximum of 
75% at 600𝑊, the operating point of the inverter. Table 6-11 shows that because of the low efficiency 
achieved by the inverter, if a 1𝑘𝑊 rated battery was used, only a maximum power of 700𝑊 would’ve 
been observed at the output. Figure 6-19 (b) shows the ripple increases steeply and it shown to be above 
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the required standard of 2%. The settling time in Figure 6-19 (c) increases also but is within the desired 
specification. Figure 6-19 (d) shows that although the power factor decreases as the load increases, it is 
still a good power factor with a minimum of 0.95, within the operating range of the inverter. This decrease 
in power is because of the increasing line current distortion as shown in Figure 6-19 (e). The load regu-
lation in (f) is shown to be within the quality requirements.  
 
6.6.4 Set-point tracking 
 
The input set point was changed from 74𝑉 then to 64𝑉 and then to 84𝑉 and the output voltage was ob-
served. 
 
 
Figure 6-20 AC-DC power flow set-point tracking 
 
The set points are all tracked but with some steady state error. Figure 6-20 shows that the overshoot is 
largest at 74𝑉; the overshoot during the other two set points is minimal. Table 6-12 summarises the re-
sults.  
 
Table 6-12 AC-DC power flow set point output voltages comparison 
Step references Steady state 
error (𝑽) 
Settling time 
(𝒎𝒔) 
% Output rip-
ple 
𝟔𝟒𝑽 4.16 63.85 5.26 
𝟕𝟒𝑽 2.45 61.06 5.12 
𝟖𝟒𝑽 3.31 60.01 4.75 
 
154 
 
The 84𝑉 step performs better than the other two steps. It has the lowest ripple, the fastest settling time 
and lowest steady state error. The 64𝑉 step performs the worst having the highest ripple at the output, 
the slowest settling time and highest steady state error.  
 
6.6.5 Disturbance rejection tests 
 
The two disturbance tests done were load current and inrush current to compare them with the simu-
lated results of the same tests.  
 
i. DC load current disturbance rejection assessment 
 
The load resistor was replaced with an electronic load to emulate the battery charging stages – as done 
with simulated results. Figure 6-21 (b) shows that the load current was first set to 3𝐴 for the first 3𝑠; then 
increased to 6𝐴 for the next 3𝑠; and finally decayed back down to 3𝐴.  
 
 
                                                  (a)                                                                                            (b)                
Figure 6-21 DC load charging current disturbance rejection (a) charging voltage (b) charging current 
 
The charging voltage in shown in Figure 6-21 (a) remains constant during the charging duration. It shows 
a small dip in magnitude during the transition from pre-charge to constant current. The charging voltage 
level is still sufficient in charging the battery. Table 6-13 shows the performance comparison during the 
different charging stages.  
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Table 6-13 AC-DC load disturbance test performance comparison between charging stages 
 Steady state error (V) Settling time (𝒎𝒔) %Ripple 
Pre-charge 0.33 61.05 4.87 
Constant Current 1.45 61.81 5.12 
Constant Voltage ≈0.40 - ≈4.96 
 
The charging voltage performance is shown to not meet the specifications as set out in Table 4-2. The 
steady state error is closest to meeting the required specification; it is less than 1% of the required value. 
The settling time is 33% above the required specification for all charging stages. The ripple at the output 
voltage is 61% above the required specification.  
 
ii. Transient Inrush currents test 
 
So far, the disturbance tests were done during steady state but, when transforming AC power back into 
DC power, it was found that there are some inrush currents at start-up if the AC voltage is applied sud-
denly using contacts – this leads to a large surge power at the input. This test investigates the ability of 
the inverter and control to compensate for these inrush currents. The filter decoupling capacitor was 
discharged completely before the test was performed.  
 
 
                                                   (a)                                                                                            (b)  
Figure 6-22 Transient Inrush currents disturbance test (a) output voltage (b) output current 
 
The load current in Figure 6-22 (b) is shown to overshoot by 30% and oscillates for 70𝑚𝑠 before settling 
within 80𝑚𝑠 due to the start-up inrush currents. The output voltage in Figure 6-22 (a) shows a 10% 
increase in the overshoot due to the inrush currents. It settles within 81.24𝑚𝑠 and has a 67% overshoot; 
both are above the required specification.     
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7. Discussions summary 
Because the volume of results presented, the key areas of the simulated and the experimental results 
were summarized in alignment with the theory development and specifications of the inverter.   
 
7.1 Output voltage performance 
 
The inverter was designed to reach an RMS sinusoidal voltage of 220𝑉 – from a 60𝑉 to 70𝑉 battery DC 
input discharging at 1𝐶 – with a 2.12𝐴 RMS nominal AC load current during DC-AC power flow. During 
AC-DC power flow, it was designed to reach a steady state DC charging voltage of 74𝑉 from an input RMS 
voltage of 220𝑉, with a nominal 0.5𝐶, 6𝐴 load charging current.  
The simulation results showed that the open loop for both DC-AC and AC-DC power flows did not meet 
any of the required specifications as a result of the dead time and parasitic elements, as shown by Figure 
5-1 and Figure 5-3. The closed loop for both power flows was able achieve the desired results with mini-
mal no overshoot, steady state errors, ripple and THD – due to the compensation of the lead compensa-
tors of the nested loop control – as shown by Figure 5-6 and Figure 5-16.  
The experimental open loop output voltages were lower than the expected and simulated results. This 
large drop in voltage was due to the excessive losses in the wiring and inductors – which was not a factor 
during simulations. During the closed loop, Figure 6-9 shows that the required 220𝑉 RMS was reached; 
but it required a 65V input because the dead time and parasitic elements lowered the maximum gain 
more than designed for. Figure 6-18 shows that the required charging voltage was reached with small 
low frequency ripples because of the decoupling capacitor at the input of the DC source, required to lower 
ripple of the input DC current. The DC output voltage also shows an overshoot that was not observed 
during the simulated results. This overshoot results from the fact that the control action must work 
harder to compensate for the slow dynamics of the transducers and filter in the experimental set up.  
 
7.2 Dead time and parasitic effects 
 
The parasitic resistances designed as 0.07Ω and 0.12Ω for the input and output inductors respectively, as 
analysed in 3.6, were supposed to ensure that the gain reached a peak value of −5.13 at 83.17% peak 
duty cycle using equation (3.117). The peak gain observed during the experimental results was −4.61 
which was lower than the expected. This lower gain is because of the other parasitic elements such as the 
capacitors, switch and diodes which were neglected during the analysis of the parasitic effected gain. The 
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dead time also lowered the gain significantly as seen from and Figure 6-18 which show the open loop 
only reaching a peak −2.87 gain.  
 
7.3 Efficiency 
 
The efficiency of the inverter was expected to be 94% during DC-AC power flow. The AC-DC power flow 
efficiency was expected to be 79.24% as analysed in section 3.7.4.  
The experimental results from Table 6-5 and Figure 6-10 showed a peak efficiency of 81% during the 
load power variations and Table 6-5 and Figure 6-11 showed a peak efficiency of 75% for the line voltage 
variations, during  the DC-AC power flow. These efficiencies are 13% –  19% lower than the expected 
efficiency. Efficiencies greater than 90% have been achieved experimentally for both two-stage and sin-
gle-stage inverters in past work. This large efficiency difference can be attributed to the fact that the in-
verter was built on a Vero board with wires instead of PCB which eliminates the line losses. The inductors 
were also manually built using wires that weren’t thick enough to considerably lower the resistance; this 
is because manually winding a thick wire around a square ferrite core is difficult and once done, there 
are large gaps between the core and windings, this leads to a large leakage flux as most of the magnetic 
field from the wires isn’t confined with the ferrite core. This leakage flux lowers the inductance value – 
which increases the number of turns required to reach the desired inductance value and hence, the DC 
resistance of the inductor which is directly proportional to the losses of the inductor. The area of the core 
is also larger than the inductors used from past work. Table 6-11 showed a peak efficiency of 74.9% for 
AC-DC power flow during load regulation. Even though this efficiency is lower than the calculated value, 
this efficiency is expected due to the diode H-bridge. The switch losses as analysed in section 6.1.3 had a 
major effect on the low efficiency of the inverter having been 27𝑊 for a 501W load. The decoupling ca-
pacitor contributed to the high-power losses as it caused large current ripples at the supply which in-
creases the losses in power at the inductors due to the skin effect. This effect raises the inductor re-
sistance when the large inductor current ripples flow through the outer areas of the inductor wiring.  
 
7.4 Dual-Mode operation 
 
The bidirectional inverter was designed to operate in CICM during DC-AC power flow and in DCVM during 
reverse AC-DC power flow from the designed passive components in section 4.3.  
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The simulations results showed that the during DC-AC power flow both input and output inductor cur-
rents were continuous in both open and closed loop designs for CICM. Figure 5-4 showed that the cou-
pling capacitor voltage was discontinuous as design for to achieve DCVM. There was a slight continuity 
around the zero crossing for DCVM shown by the results.  
The experimental results in Figure 6-8 showed that the inverter still operated in CICM mode during DC-
AC power flow and operated in DCVM during reverse power flow respectively. The zero-crossing conti-
nuity was shown to have increased significantly in the experimental results. This large increase is at-
tributed to dead time effects being more prominent during the experimental phase. The dead time in-
creases the time that the output voltage is at zero, and hence increases the zero-crossing continuity ob-
served.  
 
7.5 Reverse power input power factor 
 
The inverter was designed to operate in DCVM during AC-DC power flow to improve the input power 
factor by reducing the distortion in the input line current during AC-DC power flow; since from the theory 
development, this PF is inherently low for AC-DC converters operating in discontinuous mode.  
The simulation results showed that the line current distortion was low, and the input power factor was 
almost unity. It showed a decline as the inverter was loaded. The power factor started at −0.9998 and 
dropped to −0.9987 during load regulation as shown by Figure 5-5. These values were within what was 
required from the design.  
The experimental results showed the power factor was −0.98 and dropping to −0.95 during load regu-
lation as the load power was increasing as illustrated by. This power factor decreases because the line 
current distortion increases as the load increases, which then lowers the power factor. This was lower 
than the simulated power factor but was still within power factors of 0.9 − 0.99 achieved by power factor 
correction converters (PFĆ’s) in past work.  
 
7.6 Nested loop control strategy 
 
The nested loop control strategy was designed to have good disturbance rejection and provide robust 
compensation for varying conditions, while the lead compensators were designed to achieve fast dynamic 
response as specified by Table 4-2. 
The simulated closed loop results in Figure 5-6 and Figure 5-16 showed that both AC and DC output volt-
ages were met most of the required specifications. The specification that was not met was the steady state 
error. The AC voltage steady state error was 0.11𝑉 and the DC steady state voltage 0.84V. Although this 
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specification was not met, in both cases these were small margins. Both AC and DC disturbances were 
rejected successfully within the specified settling time by the control as shown by Figure 5-10-17. The 
variations in the load power and line voltages were compensated for because of the G.D.C design com-
pensations as analysed in 3.9.  
The experimental AC output closed loop results in Figure 6-9 showed good tracking and a steady state 
error of 1.1𝑉, a 90% increase from the simulated results. This large increase is because of the lower than 
expected gain achieved by the inverter. The DC steady state error in Figure 6-18 increased by 45% from 
the simulated results to 1.45𝑉. The large error at the DC output was because of the low gain and decou-
pling capacitor, at the DC input, which caused large low frequency ripples. The settling time for the DC 
output was slower than the desired specification by 33%. This slower response was because of the trans-
ducer and filter dynamics. Both AC and DC disturbance rejections were successfully rejected as shown in 
Figure 6-13-26. The variations in load power and line voltage were also compensated for.  
 
7.7 Load and line voltage regulations 
 
The load regulation specification for the bidirectional inverter was ±10% and ±5% for the line regulation 
as specified in Table 4-1. 
The simulation closed loop for the DC-AC power flow in Figure 5-8 showed load and line regulations of 
0.4% and 0.8% respectively. The AC-DC power flow’s load and line regulations shown in Figure 5-18 were 
0.1% and 0.9% respectively – an improvement from the open loop and within the specified limits for both 
line and load regulations. This is because the control strategy was designed to compensated for these 
variations. The closed loop DC-AC power flow load regulation was 4.5% (a 4.1% increase from the simu-
lations) and the line regulation was 1% (a 0.2% increase from the simulations) because of the filtering at 
the output which slightly reduced the load voltage but still within the regulation limits. The reverse 
power was only tested for the load regulation – since the grid voltage was assumed to not fluctuate (alt-
hough in practice, grid voltage levels do fluctuate) – and it was 3.5%, a 3.4% increase from the simulated 
results) and still within the limits. The line regulations showed much better results than load regulations 
because pseudo-dc-link inverters can operate wide load current values but have the disadvantage of nar-
rower input voltage ranges – since the inverter was only swept from a low to a high with only a 10𝑉 
range. 
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7.8 Voltage and current total harmonic distortion 
 
The THD specification for the bidirectional inverter was < 8% for both AC Load voltage and AC input line 
current, as specified in Table 4-1.  
The open loop simulations showed a voltage harmonic distortion of 5.93% for the ideal components with 
no dead time and parasitic elements for forward power flow. Once the parasitic elements were intro-
duced the harmonic distortion increased to 8.53% which is above the required standard as shown in 
Figure 5-1. The closed loop simulations showed an improved harmonic distortion of 1.87%. The THD was 
shown to increase with increasing load current as illustrated by Table 5-3 and Table 5-4 because as the 
load increases, the effective output voltage decreases. It therefore improved with decreasing load. Table 
5-1 showed that the THD decreased with increasing input voltage. The line current had a THD of 4.8% - 
which was within the required value – because of the DCVM.  
The open loop experimental results showed a voltage THD of 10.41% which was above the required 
standard; this high THD was because of the dead time and parasitic elements. The closed loop experi-
mental results showed a THD of an improved 4.5% because the closed loop compensates for the dead 
time. The AC line current was distorted during the open loop tests, with a value of 34.14% which was 
above the expected standard. This high THD is because of the dead time and fact that without feedback 
control, the coupling capacitor fails to reach a constant magnitude which leads to more current being 
drawn from the input supply and hence increasing the distortion. The closed loop Figure 6-17 showed an 
improved THD in the input line current of 7.37% which met the requirements. The THD trends discussed 
above were validated by Table 6-7 and Table 6-8 for the load current. Table 6-9 validates the fact that as 
input voltage rises the THD decreases as analysed. The line current distortion at the input side of the 
inverter during AC-DC power flow was shown decrease with increasing load. It reaches a maximum of 
8.63% which was slightly above the required standard for THD. This was largely due to the body diodes 
low turn on and off times in the bridge of the inverter.  
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8. Ćonclusions 
Based on the discussions in the previous section, the following conclusions were drawn. 
 
8.1 Satisfactory output performance  
 
Based on the results and discussions, it can be concluded that the output voltage of the bidirectional in-
verter was satisfactory. Even though the experimental results didn’t perform as well as the simulated 
results – with a low voltage and required an input voltage increase of five volts, they were still adequate, 
as they were within the voltage regulation range and met the required specifications with minimal steady 
state errors and ripples at the output.  
 
8.2 Significant dead time and parasitic effects  
 
Both simulated and experimental results showed that the dead time and parasitic effects were underes-
timated in the mathematical analysis because of the assumptions that were made. The results showed 
that these effects were significant and caused large ripples at the output. Although, the output perfor-
mance was satisfactory, these effects reduced the gain by larger factor margins and caused significant 
dead bands at the zero crossings.  
 
8.3 Poor experimental efficiency 
 
Although, higher efficiencies have been achieved from this type of inverter, based on results, the effi-
ciency was poor for the bidirectional inverter. The line losses from wires that were used were higher than 
expected. The switch losses were also higher than designed for and since the inverter had six switches, 
this impacted the efficiency negatively.  
 
8.4 Satisfactory dual-mode performance 
 
The inverter was able to achieve continuous inductor current mode during DC-AC power flow and was 
also able achieve discontinuous capacitor voltage mode during AC-DC power flow. Although the DCVM 
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briefly showed some continuities at half cycles during zero-crossings, which were more apparent in the 
experimental results than the simulated results, they did not affect the inverter’s power factor perfor-
mance significantly as it still met its requirements.  
 
8.5 Satisfactory input power factor  
 
Based on the results, it was concluded that the power factor was satisfactory – because of the DCVM mode 
during AC-DC power flow as already discussed. Even though the power factor dropped lower in the ex-
perimental results, it was still within an accepted standard of range.  
 
8.6 Satisfactory nested loop control design performance 
 
A new nested loop control strategy was presented for Ćuk topology. The control strategy performed well 
in varying conditions and disturbance rejection tests as designed for. Based on the closed loop perfor-
mance in comparison to the open loop performance and the design specifications required Although 
specifications for the zero-steady state error and output voltage ripple were not met because of the de-
coupling capacitor current, the errors were small enough that the output voltage was still well within its 
regulation specification.  
 
8.7 Adequate line and load regulations 
 
Even thou, the results showed that the open loop results had very poor load and line regulations, the 
closed loop however, showed good load and line regulations for both power flows. These regulations 
were within the required standards. The line regulations were better than the load regulation because 
the input variation was less than the load variation.  
 
8.8 Satisfactory harmonic distortion  
 
Based on the results and discussions, the THD for both line current and load voltage was satisfactory. The 
voltage THD was better than the line current THD since the line current THD exceeded 8% by a small 
margin during the experimental results.  
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9. Recommendations 
From the conclusions drawn, the following recommendations were made regarding future work. 
 
9.1 Use higher voltage stack  
 
A 60V input does not reach the required peak voltage for the DC to AC inverter. A voltage of at least 65V 
reaches the required specifications. If batteries are used an input source, a higher voltage stack will be 
required to meet the specifications.  
 
9.2 Include capacitive equivalent series resistances in the gain design  
 
Consider the capacitor ESR when designing the mathematical parasitic gain ratio to get a better under-
standing of the expected losses and gain at the output. Even though the inductor ESR’s contribute mostly 
to the power losses, the experimental results showed that these alone were not enough to account for the 
large losses seen at the output.  
 
9.3 Build on a PCB and use thicker, shorter wires to improve efficiency 
 
The circuit must be built on a PCB instead of a Veroboard. The PCB is smaller and has lower losses asso-
ciated with it, therefore, the resistance decreases and allows the circuit to draw sufficient current from 
the supply. If the input current increases, the output current will also increase. The problem with imple-
menting a PCB is that if a mistake is made in the connections it becomes difficult to rectify that mistake 
since the components are soldered onto the board. If some components must be de-soldered, it can dam-
age the board itself of the component which means extra costs in purchasing. The other problem is that 
the inductors are larger when compared to other compared components so attaching them to the board 
becomes harder. Thick wires must be used to connect the circuit because they have less resistance than 
thin wires. This will also aid the increase in input current and hence the output current. The problem with 
using thick wires is that it is hard to implement them onto a PCB which conflicts with the recommenda-
tion above – hence, a trade off will have to be made by the designer.  
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9.4 Implement a Lead-PI compensator  
 
Design and implement a Lead-PI compensator instead of a lead compensator. This will ensure that the 
closed loop steady state error is as close to zero as possible, as required, while maintaining a high band-
width.  
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11. Appendices  
Image figures of all the circuit models used in MATLAB Simulink, the practical experimental prototype, 
the practical component datasheets and MATLAB codes used are listed in this section 
 
11.1 Appendix A: MATLAB SIMULINK BIDIRECTIONAL INVERTER MODELS 
 
The MATLAB Simulink Open loop equivalent circuit designs and closed loop designs are included in this 
section.  
 
APPENDIX A1: Open loop bidirectional inverter DC-AC power flow equivalent circuit 
 
The open loop model is shown with the duty cycle generation and the dead time included with parasitic 
effects. 
 
Figure A1.1 DC-AC Open loop bidirectional inverter Simulink model (a) equivalent circuit (b) Open loop 
duty cycle 
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APPENDIX A2: Closed Loop Control Design  
 
The Nested Loop control design is shown below.  
 
 
 
Figure A.2.1 Nested Loop Control design 
 
The nested loop control shows that the duty cycle is produced at the current loop end. The sawtooth 
subsystem includes a 2-level PWM generator.  
 
APPENDIX A3: Open loop bidirectional inverter AC-DC power flow equivalent circuit 
 
The reverse operation open loop model is also shown with its duty cycle generation. 
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Figure A3.1 AC-DC Open Loop model (a) equivalent circuit (b) duty cycle generation 
 
The duty cycle generation is similar to the inverter but with the input changing from AC to DC. The closed 
loop control is the same as the inverter.  
 
 
APPENDIX A4: Bidirectional inverter load regulation model 
 
The figure below shows the connection of the load regulation. 
 
 
Figure A4.1 Load Regulation Model 
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The slope of the load variation depends on the simulation time and initial load current set by the design 
specification. The ideal Vo is set at 1V peak and the fundamental frequency.  
 
 
APPENDIX A5: Bidirectional inverter line regulation model 
 
 
Figure A5.1 Line regulation model 
 
The slope also depends on the simulation time and the initial input is directly stated in the voltage source 
 
 
APPENDIX A6: POWER FACTOR MODEL  
 
The input power factor of the DCVM mode was obtained as shown below based on the literature review: 
 
 
Figure A6.1 Power Factor Model 
 
The model makes use of the apparent power at the input and real power to calculate the power factor.  
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APPENDIX A7:  LOAD REMOVAL MODEL 
 
 
Figure A7.1 Load removal disturbance model 
 
The step function was set to half the simulation time and the internal resistance of the ideal switch was 
set to zero. This creates a parallel branch at the output which reduces the load at a specific set time.  
 
 
APPENDIX A8: Load addition model  
 
 
Figure A8.1 Load removal model 
 
The step functions ate set to the same time which the load addition time is desired. The bottom switch 
port 2 is connected to the first switch port 1 and they are connected to the negative side of the output 
voltage. the resistor is set to the load required. Port 1 of the bottom switch is connected to the negative 
end of the Load resistor of the inverter.  
 
APPENDIX A9: Inrush current model 
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Figure A9.1 Inrush current model 
 
The H-bridge bridge shown above is the shunt inrush current model. The step function is set to the de-
sired inrush time. The RC load is set 50-0.000003j. 
 
 
APPENDIX A10: Short circuit model 
 
 
Figure A10.1 Short circuit model 
 
This is another shunt connection. The step function is set to the desired short circuit time. The internal 
resistance of the switch is set to a value that is less much less than zero i.e. 1 × 10−99 ohms. This is because 
the simulation doesn’t allow a zero value for the internal resistance.  
 
 
APPENDIX A11: Non-linear load model 
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Figure A11.1 Non-linear load model 
 
The two step functions are set to the same time. This connection is also made shunt to the output. The RC 
load is 50-0.00003j ohms and load R is 400 ohms.  
 
 
APPENDIX A12: Parasitic gain equation 
 
The parasitic gain equation as shown in section 3.6 was plotted on MATLAB by the model shown below: 
 
 
Figure A12.1 Parasitic gain equation Model 
179 
 
 
The model shown above ran a simulation time of 1 second. The ramp blocks were all the duty cycle 
sweeps. They were given a slope of 1 to sweep the duty cycle from 0 to 1 using the simulation time and 
initial ramp of 0.  
 
APPENDIX A13: DEAD TIME EFFECTS MODEL 
 
The dead time effects graph on the RMS voltage as shown in 3.5.3 was obtained from the model below.  
 
 
Figure A13.1 Dead time model 
 
The simulation time was running for 4s. The slopes of the ramp represented the dead time and were set 
to 1.  
 
APPENDIX A14: Dead time selection 
 
The correct value for dead time is specific to each semiconductor device. Considering the MOSFET below: 
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Figure A14.1 Simplified MOSFET model and gate drive circuit small signal model 
 
Figure A14.1 shows how the driver circuit and its parameters. Considering this the switch ON and OFF 
graphs of the switch need to be considered. These are shown in Figure A14.2  
 
 
Figure A14.2 Gate to source voltages (a) discharging (b) charging 
 
Figure A14.2 shows that the charging and discharging curves are not perfect signals, they have rise-and-
fall times. These need to be considered as they increase the dead time value. In the discharging curve, 
during 𝑇𝑜 and 𝑇1 the capacitor 𝐶𝑖𝑠𝑠 discharges, assuming the turn-off current is constant. In this interval 
𝐼𝑔𝑜𝑓𝑓 is limited by the gate driver and the gate resistors. During the second interval, the drain to source 
voltage rise to equal the input voltage. At this time the gate current is limited by the gate resistors [40].   
 
11.2 Appendix B: PRACTICAL EXPERIMENTAL SET UP 
 
The experimental set up equipment figures are set up in this section.  
 
APPENDIX B1.1 Overall Digital closed loop control 
 
The closed loop control required for the practical set up on MATLAB Simulink is shown below.  
 
𝑇𝑑𝑠𝑑 𝑇𝑙𝑠ℎ 
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Figure B1.1 Closed loop MATLAB Simulink digital control 
 
The figure above shows that on the left are the analogue to digital converters from the DSPACE unit. On 
the right the digital to analogue output is shown which is the duty cycle signal used to produce the signal 
pulses.  
 
APPENDIX B1.2: Overall closed loop digital control system 
 
The control box shown above is expanded and shown in this system.  
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Figure B.2.2 Closed loop digital control 
 
The figure shows the closed loop with the data conversion gains.  
 
APPENDIX B2: Overall experimental set up 
 
The overall set is shown below.  
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Figure B2.4 Bidirectional Inverter 
 
APPENDIX B3: Matlab codes 
 
The codes that were required some complex plots were detailed.  
 
Appendix B3.1: Inductive load voltage and current plot code for left and right axes.  
 
y1=vo; % “vo” is the output voltage variable name from Simulink 
y2=io; “io” is the output current variable name from Simulink 
yyaxis left 
plot(y1,'b'); set(gca,'ycolor','b'); set(get(gca,'YLabel'),'Color','b'); 
ylabel ('Voltage (V)'); 
yyaxis right 
hold on 
plot(y2,'r'); set(gca,'ycolor','r'); set(get(gca,'YLabel'),'Color','r'); 
ylabel ('Current (A)');  
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xlabel ('Time (secs)'); 
 
Appendix B3.2: Fast Fourier Transform (FFT) code for harmonic distortion decomposition  
 
Fs = 2500; % Sampling frequency. The sampling frequency matches with the sampling time of the “to 
workspace” block in Simulink and the format saved as “Array”.  
t = 0:0.1/Fs:0.1; % Time vector of 100 mili-seconds in steps of the sampling frequency.  
x = v; % “v” is the variable name of the plot from Simulink 
nfft = 1024; % Length of FFT 
% Take FFT, padding with zeros so that length(X)is equal to nfft 
X = fft(x,nfft); 
%FFT is symmetric, throw away second half 
X = X (1: nfft/2); 
% Take the magnitude of FFT of x 
mx = abs(X)/abs (X); % Normalise the coefficients to the fundamental frequency 
% Frequency vector 
f = (0: nfft/2-1) *Fs/nfft;  
% Generate the plot, title and labels. 
Figure (1); 
plot(x); 
title ('Sine Wave Signal'); 
xlabel ('Time (s)');  
ylabel('Amplitude'); 
figure (2); 
plot(f,mx); 
title ('Power Spectrum of a Sine Wave'); 
xlabel ('Frequency (Hz)');  
ylabel('Power'); 
 
